## FEATURES:

- Bus switches provide zero delay paths
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MLL-STD-883, Method 3015; > 200V using machine model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Hot insertion capability
- Very low power dissipation
- Available in QSOP, SOIC, SSOP, and TSSOP Packages


## DESCRIPTION:

The FST3244 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts or the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST3244 is an octal TTL-compatible bus switch. The $\overline{\mathrm{OE}}$ pins provide output enable control for all 8 bits. This device is pin-compatible with and functionally similar to the FCT244T.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



QSOP/ SOIC/ SSOP/ TSSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7 | V |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | Maximum Continuous Channel Current | 128 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc, Control, and Switch terminals.

## CAPACITANCE (1)

| Symbol | Parameter | Conditions(2) | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Control Input Capacitance |  | 8 | pF |
| $\mathrm{Cl/O}$ | Switch Input/Output <br> Capacitance | Switch Off | 13 | pF |

## NOTES:

1. Capacitance is characterized but not tested.
2. $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}$, VOUT $=0 \mathrm{~V}$

## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $x \overline{O E}$ | Output Enable Inputs (Active LOW) |
| $x A x$ | A Port Bits |
| $x B x$ | B Port Bits |

FUNCTION TABLE (1)

| $1 \overline{0 E}$ | $2 \overline{0 E}$ | Description |
| :---: | :---: | :--- |
| $H$ | $H$ | Disconnect |
| $L$ | $H$ | Connect 1 A to $1 B$ |
| $H$ | $L$ | Connect $2 A$ to $2 B$ |
| $L$ | $L$ | Connect 1 A to $1 B$ and $2 A$ to $2 B$ |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Control Input HIGH Voltage | Guaranteed Logic HIGH Level |  | 2 | - | - | V |
| VIL | Control Input LOW Voltage | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Control Input HIGH Current | Vcc = Max. | $V_{1}=V_{c c}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | Control Input LOW Current |  | V = GND | - | - | $\pm 1$ |  |
| IozH | Current during <br> Bus Switch DISCONNECT | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=0$ to 5V |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Iozl |  |  |  | - | - | $\pm 1$ |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., lin $=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| lofF | Switch Power Off Leakage | Vcc $=0 \mathrm{~V}$, VIN or Vo $\leq 5.5 \mathrm{~V}$ |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | Vcc = Max., VIn = GND or Vcc |  | - | 0.1 | 3 | $\mu \mathrm{A}$ |

BUS SWITCH IMPEDANCE OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ron | Switch CONNECT Resistance, A to $\mathrm{B}^{(2)}$ | $\begin{aligned} & \text { VcC }=\text { Min., VIN }=0 \mathrm{~V} \\ & \mathrm{ION}=30 \mathrm{~mA} \end{aligned}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\begin{aligned} & \text { Vcc }=\text { Min., VIN }=2.4 \mathrm{~V} \\ & \mathrm{ION}=15 \mathrm{~mA} \end{aligned}$ | - | 10 | 15 |  |
| los | Short Circuit Current, $A$ to $B^{(3)}$ | $\mathrm{A}(\mathrm{B})=0 \mathrm{~V}, \mathrm{~B}(\mathrm{~A})=\mathrm{Vcc}$ | 100 | - | - | mA |

## NOTES:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. The voltage drop between the indicated ports divided by the current through the switch.
3. Not more than one output should be shorted at one time. Duration of the test should not esceed one second.

## POWER SUPPLY CHARACTERISTICS

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol \& Parameter \& \multicolumn{2}{|r|}{Test Conditions \({ }^{(1)}\)} \& Min. \& Typ. \({ }^{(2)}\) \& Max. \& Unit \\
\hline \(\Delta \mathrm{lcc}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& \mathrm{VcC}=\mathrm{Max} \\
\& \mathrm{VIN}=3.4 \mathrm{~V}^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 1.5 \& mA \\
\hline ICCD \& Dynamic Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
\[
\mathrm{VCC}=\mathrm{Max} .
\] \\
Outputs Open \\
1 Enable Pin Toggling \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{VIN}=\mathrm{VCC} \\
\& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
\] \& - \& 120 \& 160 \& \[
\begin{gathered}
\mu \mathrm{A} / \\
\mathrm{MHz} / \\
\text { Enable }
\end{gathered}
\] \\
\hline Ic \& Total Power Supply Current \({ }^{(6)}\) \& \begin{tabular}{l}
VCC = Max. \\
Outputs Open 2 Enable Pins Toggling
\[
\begin{aligned}
\& \text { fi }=10 \mathrm{MHz} \\
\& 50 \% \text { Duty Cycle }
\end{aligned}
\]
\end{tabular} \& \[
\begin{array}{|l|}
\hline \mathrm{VIN}=\mathrm{VCC} \\
\mathrm{VIN}=\mathrm{GND} \\
\hline \mathrm{VIN}=3.4 \\
\mathrm{VIN}=\mathrm{GND} \\
\hline
\end{array}
\] \& -
- \& 2.4

2.9 \& 3.2
4.7 \& mA <br>
\hline
\end{tabular}

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$. All other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. $\mathrm{CpD}=\mathrm{Iccd} / \mathrm{Vcc}$

CPD = Power Dissipation Capacitance
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC}$ DHNT $+\mathrm{ICCD}(\mathrm{fiN})$
Icc = Quiescent Current
$\Delta \mathrm{Icc}=$ Power Supply Current for a TTL High Input $(\mathrm{VIN}=3.4 \mathrm{~V})$
Dh = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
IccD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}=$ Number of Switches Toggling at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Description | Min. ${ }^{(2)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH tpHL | Data Propagation Delay $A$ to $B, B$ to $A^{(2)}$ | - | - | 0.25 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Switch CONNECT Delay $x \overline{\mathrm{O}}$ to A or B | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Switch DISCONNECT Delay $x \overline{O E}$ to $A$ or $B$ | 1.5 | - | 5.5 | ns |
| \|Qcil | Charge Injection During Switch DISCONNECT, $x \overline{O E}$ to $A$ or $B^{(3)}$ | - | 1.5 | - | pC |

## NOTES:

1. See test circuit and waveforms.
2. The bus switch contributes no propagation delay other than the RC delay of the load interacting with the RC of the switch.
3. IQcIl is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers.

IQDcII is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge Injection is reduced becasue the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain |  |
| Disable Low | Closed |
| Enable Low |  |
| All Other Tests | Open |

## DEFINITIONS:

$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## CHARGEINJECTION



NOTES:

1. Select is used with multiplexers for measuring IQdcil during multiplexer select. During all other tests Enable is used.
2. Used with multiplexers to measure IQdcil only.
3. Charge Injection = $\Delta$ Vout $C L$, with Enable toggling for IQcII or Select toggling for IQdil. $\Delta$ Vout is the change in Vout and is measured with a $10 \mathrm{M} \Omega$ probe.

## PULSE WIDTH



PROPAGATION DELAY


## SET-UP, HOLD, AND RELEASE TIMES



ENABLE AND DISABLE TIMES


## NOTES:

1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$

## ORDERING INFORMATION



for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

