April 2001 Revised August 2001

FSTUD162450

SEMICONDUCTOR

FAIRCHILD

Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting and 25 Ω Series Resistors in Outputs

General Description

The Fairchild Universal Bus Switch FSTUD162450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTUD162450 is designed to allow "customer" configuration control of the enable connections. The device can be organized as either a five 4-bit, four 5-bit, two 10-bit or one 20-bit bus switch. Also available are 8-bit and 16-bit enabled configurations (see Functional Description). The device's bit configuration is controlled through select pin logic. (see Truth Table). When \overline{OE}_x is LOW, Port A_x is connected to Port B_x. When \overline{OE}_x is HIGH, the switch is OPEN.

The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHCTM) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.

Another innovative device feature is the addition of a level shifting select pin, "S₂". When S₂ is LOW, the device behaves as a standard N-MOS switch. When S₂ is HIGH, a diode to V_{CC} is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

Features

- Undershoot protected to -2V (A and B Ports)
 Voltage level shifting
- **2**5Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Control inputs compatible with TTE level
- See Applications Notes AN-5008 and AN-5021 for UHC details
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Applications Note

Select pins S_0 , S_1 , S_2 are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

Ordering Code:

Order Number	Package Number	Package Description						
FSTUD162450GX	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide						
(Note 1)	Preliminary	[Tape and Reel]						
FSTUD162450MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide						
Devices also available in	Tape and Reel. Specify by	appending the suffix letter "X" to the ordering code.						
Note 1: BGA package av	ailable in Tape and Reel o	nly.						
UHC™ is a trademark of Fairchild Semiconductor Corporation.								

© 2001 Fairchild Semiconductor Corporation DS500469

FSTUD162450

Pin Assignment for TSSOP					
		τ	,		
OE1-	1			56	$-\overline{OE}_2$
1A ₁ —	2			55	$-\overline{OE}_5$
1A ₂ —	3			54	— 1B ₁
1A3 —	4			53	— 1B ₂
1A4 —	5			52	— 1B ₃
1A ₅ —	6			51	— 1B ₄
1A ₆ —	7			50	— 1B ₅
1A ₇ —	8			49	— 1B ₆
1A ₈	9			48	- 1B ₇
1A ₉	10			47	- 1B ₈
1A ₁₀	11			46	- 1B ₉
GND —	12			45	— 1B ₁₀
NC —	13			44	- GND
V _{CC}	14			43	– NC
2A1 —	15			42	– V _{CC}
2A2	16			41	— 2B ₁
2A3 —	17			40	— 2B ₂
2A4 —	18			39	— 2B ₃
2A5 —	19			38	— 2B ₄
2A ₆	20			37	— 2B ₅
2A7 —	21			36	_ 2B ₆
2A ₈ _	22			35	 2B ₇
2A9 —	23			34	_ 2B ₈
2A ₁₀	24			33	— 2B ₉
OE₄ -	25			32	- 2B ₁₀
s ₀ —	26			31	
s ₁ _	27			30	_S ₂
NC —	28			29	— NC
Pin Assignment for FBGA					
-	1	23	4	5	6
	7	~ ~	_	~	~

Connection Diagrams

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B
S ₀ , S ₁	Bit Configuration Enables
S ₂	Level Shifting Diode Enable
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	1A ₃	1A ₂	OE ₁	\overline{OE}_2	1B ₂	1B ₃
В	1A ₅	1A ₄	1A ₁	1B ₁	1B ₄	1B ₅
С	1A ₇	1A ₆	GND	\overline{OE}_5	1B ₆	1B ₇
D	1A ₉	1A ₈	GND	V _{CC}	1B ₈	1B ₉
E	2A ₁	1A ₁₀	S ₀	V _{CC}	1B ₁₀	2B ₁
F	2A ₃	2A ₂	S ₁	S ₂	2B ₂	2B ₃
G	2A ₅	2A ₄	V _{CC}	GND	2B ₄	2B ₅
Н	2A ₇	2A ₆	2A ₁₀	2B ₁₀	2B ₆	2B ₇
J	2A ₉	2A ₈	OE4	OE ₃	2B ₈	2B ₉





Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in the 10-bit and 20-bit configurations respectively. The 8-bit configuration may also be achieved by connecting two of the 4-bit enables from the 4-bit configuration together and connecting the remaining enable pin $\overline{(OE)}$ HIGH.

Truth Tables

(see Functional Description)

Select Pin						
S2	Mode					
L	Std. NMOS Switch					
Н	Level Shifting Diode Enabled					

20-Bit Configuration ($S_0 = S_1 = L$ **)**

		Inputs		la morta (Ourtmorta	
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	inputs/Outputs
L	Х	Х	Х	Х	$1A_{1-10} = 1B_{1-10}, 2A_{1-10} = 2B_{1-10}$
Н	Х	Х	Х	Х	Z

10-Bit Configuration ($S_0 = L, S_1 = H$)

		Inputs		Inputs/Outputs		
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	$1A_{1-10} = 1B_{1-10}$	$2A_{1-10} = 2B_{1-10}$
L	Х	Х	L	Х	$1A_X = 1B_X$	$2A_X = 2B_X$
L	Х	Х	Н	Х	$1A_X = 1B_X$	Z
Н	Х	Х	L	Х	Z	$2A_X = 2B_X$
Н	Х	Х	Н	Х	Z	Z

5-Bit Configuration ($S_0 = H, S_1 = L$)

		Inputs			Inputs/Outputs				
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	1A ₁₋₅ , 1B ₁₋₅	1A ₆₋₁₀ , 1B ₆₋₁₀	2A ₁₋₅ , 2B ₁₋₅	2A ₆₋₁₀ , 2B ₆₋₁₀	
L	L	L	L	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	
L	L	L	Н	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	
L	L	Н	L	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	
L	L	Н	Н	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	
L	Н	L	L	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	
L	Н	L	Н	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	
L	Н	Н	L	Х	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$	
L	Н	Н	Н	Х	$1A_x = 1B_x$	Z	Z	Z	
Н	L	L	L	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	
Н	L	L	Н	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	
Н	L	Н	L	Х	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	
Н	L	Н	Н	Х	Z	$1A_y = 1B_y$	Z	Z	
Н	Н	L	L	Х	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	
Н	Н	L	Н	Х	Z	Z	$2A_x = 2B_x$	Z	
Н	Н	Н	L	Х	Z	Z	Z	$2A_y = 2B_y$	
Н	Н	Н	Н	Х	Z	Z	Z	Z	

<u>.</u>		Inputs			Inputs/Outputs					
OE ₁	OE ₂	OE ₃	OE4	OE ₅	1A ₁₋₄ , 1B ₁₋₄	1A ₅₋₈ , 1B ₅₋₈	2A ₃₋₆ , 2B ₃₋₆	2A ₇₋₁₀ , 2B ₇₋₁₀	1A ₉₋₁₀ , 1B ₉₋₁ 2A ₁₋₂ , 2B ₁₋₂	
L	L	L	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	L	L	L	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	Z	
L	L	L	Н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	L	L	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	Z	
L	L	н	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	L	Н	L	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z	
L	L	н	н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	L	Н	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	Z	
L	н	L	L	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	Н	L	L	Н	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	Z	
L	н	L	н	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	Н	L	Н	Н	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	Z	
L	н	н	L	L	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	Н	Н	L	Н	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$	Z	
L	н	н	н	L	$1A_x = 1B_x$	z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
L	Н	Н	Н	Н	$1A_x = 1B_x$	Z	Z	Z	Z	
Н	L	L	L	L	z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	L	L	L	Н	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	Z	
н	L	L	н	L	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	L	L	Н	Н	Z	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	Z	Z	
Н	L	н	L	L	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	L	Н	L	Н	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z	
н	L	н	н	L	Z	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	L	Н	Н	Н	Z	$1A_y = 1B_y$	Z	Z	Z	
н	н	L	L	L	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	Н	L	L	Н	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	Z	
Н	Н	L	н	L	Z	Z	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	Н	L	Н	Н	Z	Z	$2A_x = 2B_x$	Z	Z	
Н	н	н	L	L	Z	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	Н	Н	L	Н	Z	Z	Z	$2A_y = 2B_y$	Z	
Н	Н	Н	Н	L	Z	Z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$	
Н	Н	Н	Н	Н	Z	Z	Z	Z	Z	

FSTUD162450

5

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V_S) (Note 3)	-2.0V to +7.0V
DC Input Control Pin Voltage	
(V _{IN}) (Note 4)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) $V_{IN} < 0V$	–50 mA
DC Output (I _{OUT}) Current	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100 mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 5)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		V _{CC}	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
Symbol	Parameter	(V)	Min	Typ (Note 6)	Мах	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	$IF \ S_2 = HIGH 4.5V \le V_{CC} \le 5.5V$
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	$\text{IF S}_2 = \text{HIGH} 4.5\text{V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V}$
V _{OH}	HIGH Level Output Voltage	4.5-5.5	5	see Figure	4	V	$S_2 = V_{CC}$
l _l	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	$V_{IN} = 5.5V$
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5	20	26	38	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA, $S_2 = 0V$ or V_{CC}
	(Note 7)	4.5	20	27	40	Ω	$V_{IN} = 0V$, $I_{IN} = 30$ mA, $S_2 = 0V$ or V_{CC}
		4.5	20	28	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = 0V$
		4.0	20	30	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = 0V$
		4.5	20	35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = V_{CC}$
Icc	Quiescent Supply Current				3	μA	$S_2 = GND$, $V_{IN} = V_{CC}$ or GND , $I_{OUT} = 0$
		5.5			10	μΑ	$S_2 = V_{CC}, \ \overline{OE}_X = V_{CC}, \ V_{IN} = V_{CC} \text{ or } GND, \ I_{OUT} = 0$
					1.5	mA	$S_2 = V_{CC}, \ \overline{OE}_X = GND, \ V_{IN} = V_{CC} \ or \ GND, \ I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input				2.5	mA	One Input at 3.4V
		55			-		Other Inputs at V_{CC} or GND, $S_2 = 0V$
					4 0	mA	One Input at 3.4V
							Other Inputs at V_{CC} or GND, $S_2 = V_{CC}$
VIKU	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}$
							$OE_x = 5.5V$

Note 6: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

		$T_A = -40 ^{\circ}C \text{ to } +85 ^{\circ}C,$						
Symbol Parameter	$C_1 = 50 pF, RU = RD = 500 \Omega$						Conditions	Figure
	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units		(S ₂ = 0V)	
	Min	Мах	Min	Max				
Propagation Delay Bus-to-Bus (Note 8)		1.25		1.25	ns	V _I =	OPEN	Figures 2, 3
Output Enable Time	1.5	7.5		8.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}		Figure 2, 3
Output Disable Time	1.5	7.7		8.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}		Figure 2, 3
$S_{el}\left(S_{0,\ 1}\right)$ to Output Enable Time	1.5	8.0		8.5	5 ns		7V for t _{PZL} OPEN for t _{PZH}	Figure 2, 3
$S_{el} \left(S_{0, 1} \right)$ to Output Disable Time	1.5	8.5		8.7	' ns		7V for t _{PLZ} OPEN for t _{PHZ}	Figure 2, 3
Symbol Parameter		$V_{CC} = 4.5 - 5.5V$ Un Min Max		Uni	ts		$(S_2 = V_{CC})$	Numb
Symbol Parameter	T _A = −40 ° C _L = 50pF, R		; to +85 °C, = RD = 500Ω	Uni	te		Conditions	Figure
		V _{CC} = 4.	5 – 5.5V	_		(32 = VCC)		Numb
Propagation Delay Bus-to-Bus (Not	e 9)		1.25	ns	s V _I	V _I = OPEN		Figure
Output Enable Time		1.5	10.0	ns	s V _I Vi	V _I = 7V for t _{PZL} V _I = OPEN for t _{PZH}		Figure 2, 3
Output Disable Time		1.5	9.0	ns	s V _I V _I	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}		Figure 2, 3
$\boldsymbol{S}_{el}\left(\boldsymbol{S}_{0,\ 1}\right)$ to Output Enable Time		1.5	11.0	ns	s V _I V _I	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}		Figure 2, 3
$\boldsymbol{S}_{el}\left(\boldsymbol{S}_{0,\ 1}\right)$ to Output Disable Time		1.5	10.0	ns	s V _I V _I	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}		Figure 2, 3
the switch and the 50pF load capacita (Note 10) Parameter	nce, when	driven by ar	n ideal voltage	source (ze	Uni	npedan	Condition	15
Control Pin Input Capacitance		3.5			pF	νF	$V_{CC} = 5.0V, V_{IN} = 0V$	
Input/Output Capacitance "OFF State"		6		pF		$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$		
	Propagation Delay Bus-to-Bus (Note 8) Output Enable Time Output Disable Time S _{el} (S _{0, 1}) to Output Enable Time S _{el} (S _{0, 1}) to Output Disable Time parameter is guaranteed by design but f the switch and the 50pF load capacita 2ctrical Characteris Parameter Propagation Delay Bus-to-Bus (Not Output Enable Time Output Disable Time S _{el} (S _{0, 1}) to Output Enable Time S _{el} (S _{0, 1}) to Output Enable Time S _{el} (S _{0, 1}) to Output Enable Time parameter is guaranteed by design but t the switch and the 50pF load capacita itance (Note 10) Parameter Control Pin Input Capacitance	Min Propagation Delay Bus-to-Bus (Note 8) Instant Output Enable Time 1.5 Output Disable Time 1.5 Output Disable Time 1.5 Sel (S0, 1) to Output Enable Time 1.5 Sel (S0, 1) to Output Disable Time 1.5 Parameter is guaranteed by design but is not test f the switch and the 50pF load capacitance, when Parameter CL Propagation Delay Bus-to-Bus (Note 9) Output Disable Time Propagation Delay Bus-to-Bus (Note 9) Output Disable Time Output Disable Time Sel (S0, 1) to Output Enable Time Sel (S0, 1) to Output Disable Time parameter is guaranteed by design but is not test if the switch and the 50pF load capacitance, when Sel (S0, 1) to Output Disable Time parameter is guaranteed by design but is not test f the switch and the 50pF load capacitance, when SittanCC (Note 10) Parameter Control Pin Input Capacitance	MinMaxPropagation Delay Bus-to-Bus (Note 8)1.25Output Enable Time1.57.5Output Disable Time1.57.7Sel (S0, 1) to Output Enable Time1.58.0Sel (S0, 1) to Output Disable Time1.58.5parameter is guaranteed by design but is not tested. The bus f the switch and the 50pF load capacitance, when driven by at Settrical Characteristics: TransParameter $T_A = -40 \ ^{\circ}C$ $C_L = 50pF, RUV_{CC} = 4.Propagation Delay Bus-to-Bus (Note 9)0Output Disable Time1.5Output Disable Time1.5Sel (S0, 1) to Output Enable Time1.5Output Disable Time1.5Output Disable Time1.5Sel (S0, 1) to Output Enable Time1.5Sel (S0, 1) to Output Disable Time1.5Sel (Note 10)1.5Control Pin Input Capacitance3.5$	MinMaxMinPropagation Delay Bus-to-Bus (Note 8)1.251Output Enable Time1.57.51Output Disable Time1.57.71Sel (S0, 1) to Output Enable Time1.58.01Sel (S0, 1) to Output Disable Time1.58.51parameter is guaranteed by design but is not tested. The bus switch contribut11the switch and the 50pF load capacitance, when driven by an ideal voltage sectrical Characteristics: TranslatingParameterTA = -40 °C to +85 °C, CL = 50pF, RU = RD = 50002Vccc = 4.5 - 5.5VNinMinMaxPropagation Delay Bus-to-Bus (Note 9)1.25Output Disable Time1.510.0Output Disable Time1.510.0Output Disable Time1.510.0Output Disable Time1.510.0Sel (S0, 1) to Output Enable Time1.510.0Sel (S0, 1) to Output Disable Time1.510.0sel (Note 10)11.510.0Control Pin Input Capacitance3.51	MinMaxMinMaxPropagation Delay Bus-to-Bus1.251.25Output Enable Time1.57.58.0Output Disable Time1.57.78.2Sel (S0, 1) to Output Enable Time1.58.08.5Sel (S0, 1) to Output Disable Time1.58.58.7parameter is guaranteed by design but is not tested. The bus switch contributes no profthe switch and the 50pF load capacitance, when driven by an ideal voltage source (zeParameter $T_A = -40 \degree C to +85 \degree C, C_L = 50pF, RU = RD = 500\Omega$ UniPropagation Delay Bus-to-Bus (Note 9)1.25ncOutput Disable Time1.510.0ncOutput Enable Time1.510.0ncSel (S0, 1) to Output Enable Time1.510.0ncOutput Enable Time1.510.0ncOutput Enable Time1.510.0ncOutput Disable Time1.510.0ncOutput Disable Time1.510.0ncSel (S0, 1) to Output Enable Time1.510.0ncSel (S0, 1) to Output Enable Time1.510.0ncSel (S0, 1) to Output Disable Time1.510.0<	MinMaxMinMaxPropagation Delay Bus-to-Bus (Note 8)1.251.25nsOutput Enable Time1.57.58.0nsOutput Disable Time1.57.78.2nsSel (So, 1) to Output Enable Time1.58.5s.7nsSel (So, 1) to Output Disable Time1.58.58.7nsSel (So, 1) to Output Disable Time1.58.5s.7nsSel (So, 1) to Output Disable Time1.58.5s.7nsparameter is guaranteed by design but is not tested. The bus switch contributes no propagation determine the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output if the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output if VCc = 4.5 - 5.5VUnitsPropagation Delay Bus-to-Bus (Note 9)1.25nsV1Output Enable Time1.510.0nsV1Output Disable Time1.510.0nsV1Output Disable Time1.510.0nsV1Sel (So, 1) to Output Enable Time1.510.0nsV1Sel (So, 1) to Output Disable Tim	MinMaxMinMaxMinMaxPropagation Delay Bus-to-Bus1.251.25nsVI =Output Enable Time1.57.58.0nsVI =Output Disable Time1.57.78.2nsVI =Output Disable Time1.57.78.2nsVI =Sel (S0, 1) to Output Enable Time1.58.08.5nsVI =Sel (S0, 1) to Output Disable Time1.58.58.7nsVI =parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay obtthe switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedanOutput Disable TimeTA = -40 °C to +85 °C,CL = 50pF, RU = RD = 500ΩVI =VI = Core = 4.5 - 5.5VMinMaxVI = Core 4.5 - 5.5VOutput Enable Time1.510.0nsVI = 7V fcOutput Enable Time1.510.0nsVI = 7V fcOutput Enable Time1.510.0nsVI = 7V fcOutput Enable Time1.510.0nsVI = 7V fcVI = OPE1.510.0nsVI = 7V fcSel (S0, 1) to Output Enable Time1.510.0nsVI = 7V fc	Min Max Min Max Max Min Max Max Propagation Delay Bus-to-Bus I.25 I.25 Ins V ₁ = OPEN Output Enable Time 1.5 7.5 8.0 ns V ₁ = 7V for t _{PZL} V ₁ = OPEN for t _{PZH} Output Disable Time 1.5 7.7 8.2 ns V ₁ = OPEN for t _{PZH} Set (So, 1) to Output Enable Time 1.5 8.0 8.5 ns V ₁ = 7V for t _{PLZ} Set (So, 1) to Output Disable Time 1.5 8.0 8.5 ns V ₁ = 7V for t _{PLZ} Set (So, 1) to Output Disable Time 1.5 8.0 8.7 ns V ₁ = 7V for t _{PLZ} parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the thet switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance). Settrical Characteristics: Translating Diode Propagation Delay Bus-to-Bus (Note 9) 1.25 ns V ₁ = OPEN Output Enable Time 1.5 10.0 ns V ₁ = OPEN for t _{PZL} Output Enable Time 1.5 10.0 ns

FSTUD162450



Undershoot Characteristic (Note 11) Symbol Parameter Min Max Conditions Тур Units Output Voltage During Undershoot V_{OUTU} 25 $V_{OH} - 0.3$ V Figure 1 Note 11: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event. V_{TR1} ٧_{çc} B 50Ω (V_{OUTU}) Ŵ D.U.T. 10pl ÷ FIGURE 1. **Device Test Conditions** Transient Input Voltage (VIN) Waveform Parameter Value Units V_{IN} see Waveform V 5.5V $R_1 = R_2$ 100K Ω V_{TRI} 11.0 V V_{CC} 5.5 0V **AC Loading and Waveforms** RU FROM Note: Input driven by 50Ω source terminated in 50Ω OUTPUT Note: \mathbf{C}_{L} includes load and stray capacitance UNDER RD Note: Input Frequency = 1.0 MHz, $t_W = 500 \text{ ns}$ TEST FIGURE 2. AC Test Circuit t_f = 2.5 ns t_r = 2.5 ns 90% 3.0V 909 t_r = 2.5 ns t_f = 2.5 ns ENABLE .5V 3.0V INPUT 1.5V 90% SWITCH 10% -INPUT - GND 1.5V 1.5V t_{PZL} – t_{PLZ} 10% 10% GND t_{PLH} --tPHL OUTPUT 1.5V - VOH V_{OL} + 0.3V - V_{OL} OUTPUT 1.5V 1.5V t_{PZH} t_{PHZ} _ – v_{он} Voi - V_{OH} - 0.3V OUTPUT 1.5V FIGURE 3. AC Waveforms

www.fairchildsemi.com

8





