

**DATA SHEET** 

## **General Description**



The ICS83905 is a low skew, 1-to-6 LVCMOS / LVTTL Fanout Buffer and a member of the HiPerClockS<sup>™</sup> family of High Performance Clock Solutions from IDT. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω


series or parallel terminated transmission lines. The effective fanout can be increased from 6 to 12 by utilizing the ability of the outputs to drive two series terminated lines.


The ICS83905 is characterized at full 3.3V, 2.5V, and 1.8V, mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating supply mode. Guaranteed output and part-to-part skew characteristics along with the 1.8V output capabilities makes the ICS83905 ideal for high performance, single ended applications that also require a limited output voltage.

## **Pin Assignments**

#### ICS83905

20-Lead VFQFN 4mm x 4mm x 0.925mm package body K Package Top View





#### ICS83905

16-Lead SOIC, 150 Mil 3.9mm x 9.9mm x 1.38mm package body M Package Top View

16-Lead TSSOP
4.4mm x 5.0mm x 0.925mm package body
G Package
Top View


#### **Features**

- Six LVCMOS / LVTTL outputs
- · Outputs able to drive 12 series terminated lines
- · Crystal Oscillator Interface
- Crystal input frequency range: 10MHz to 40MHz
- · Output skew: 80ps (maximum)
- RMS phase jitter @ 25MHz, (100Hz 1MHz): 0.26ps (typical),
   V<sub>DD</sub> = V<sub>DDO</sub> = 2.5V

Offset	Noise Power
100Hz	129.7 dBc/Hz
1kHz	144.4 dBc/Hz
10kHz	147.3 dBc/Hz
100kHz	157.3 dBc/Hz

- 5V tolerant enable inputs
- Synchronous output enables
- Operating power supply modes: Full 3.3V, 2.5V, 1.8V
   Mixed 3.3V core/2.5V output operating supply Mixed 3.3V core/1.8V output operating supply Mixed 2.5V core/1.8V output operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

**Block Diagram** 



# **Table 1. Pin Descriptions**

Name	Туре	Description
XTAL_OUT	Output	Crystal oscillator interface. XTAL_OUT is the output.
XTAL_IN	Input	Crystal oscillator interface. XTAL_IN is the input.
ENABLE1, ENABLE2	Input	Clock enable. LVCMOS/LVTTL interface levels. See Table 3.
BCLK0, BCLK1, BCLK2, BCLK3, BCLK4, BCLK5	Output	Clock outputs. LVCMOS/LVTTL interface levels.
GND	Power	Power supply ground.
V <sub>DD</sub>	Power	Power supply pin.
V <sub>DDO</sub>	Power	Output supply pin.
nc	Unused	No connect.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>		V <sub>DDO</sub> = 3.465V			19	pF
	Power Dissipation Capacitance (per output)	V <sub>DDO</sub> = 2.625V			18	pF
		V <sub>DDO</sub> = 2.0V			16	pF
R <sub>OUT</sub>	Output Impedance	$V_{DDO} = 3.3V \pm 5\%$		7		Ω
		$V_{DDO} = 2.5V \pm 5\%$		7		Ω
		$V_{DDO} = 1.8V \pm 0.2V$		10		Ω

## **Function Table**

**Table 3. Clock Enable Function Table** 

Control Inputs		Outputs		
ENABLE 1	ENABLE2	BCLK[0:4]	BCLK5	
0	0	LOW	LOW	
0	1	LOW	Toggling	
1	0	Toggling	LOW	
1	1	Toggling	Toggling	




Figure 1. Enable Timing Diagram

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V
Package Thermal Impedance, θ <sub>JA</sub>	
16 Lead SOIC package	78.8°C/W (0 mps)
16 Lead TSSOP package	100.3°C/W (0 mps)
20 Lead VFQFN package	57.5°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current	ENABLE [1:2] = 00			10	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			5	mA

Table 4B. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		2.375	2.5	2.625	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current	ENABLE [1:2] = 00			8	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			4	mA

Table 4C. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		1.6	1.8	2.0	V
$V_{DDO}$	Output Supply Voltage		1.6	1.8	2.0	V
$I_{DD}$	Power Supply Current	ENABLE [1:2] = 00			5	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			3	mA

# Table 4D. Power Supply DC Characteristics, $V_{DD}$ = 3.3V $\pm$ 5%, $V_{DDO}$ = 2.5V $\pm$ 5%, $T_A$ = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current	ENABLE [1:2] = 00			10	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			4	mA

## Table 4E. Power Supply DC Characteristics, $3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current	ENABLE [1:2] = 00			10	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			3	mA

## Table 4F. Power Supply DC Characteristics, $V_{DD}$ = 2.5V $\pm$ 5%, $V_{DDO}$ = 1.8V $\pm$ 0.2V%, $T_A$ = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		2.375	2.5	2.625	V
$V_{DDO}$	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current	ENABLE [1:2] = 00			8	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE [1:2] = 00			3	mA

Table 4G. LVCMOS/LVTTL DC Characteristics,  $T_A = 0$  °C to 70 °C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			$V_{DD} = 3.3V \pm 5\%$	2		V <sub>DD</sub> + 0.3	V
$V_{IH}$	Input High Voltage	ENABLE1, ENABLE2	V <sub>DD</sub> = 2.5V ± 5%	1.7		V <sub>DD</sub> + 0.3	V
			$V_{DD} = 1.8V \pm 0.2V$	0.65 * V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
			$V_{DD} = 3.3V \pm 5\%$	-0.3		0.8	V
$V_{IL}$	Input Low Voltage	ENABLE1, ENABLE2	V <sub>DD</sub> = 2.5V ± 5%	-0.3		0.7	V
		210 (3222	$V_{DD} = 1.8V \pm 0.2V$	-0.3		0.35 * V <sub>DD</sub>	V
			$V_{DDO} = 3.3V \pm 5\%$ ; NOTE 1	2.6			V
V			$V_{DDO} = 2.5V \pm 5\%; I_{OH} = -1mA$	2.0			V
V <sub>OH</sub>	Output High Voltage		$V_{DDO} = 2.5V \pm 5\%$ ; NOTE 1	1.8			V
			$V_{DDO} = 1.8V \pm 0.2V$ ; NOTE 1	V <sub>DDO</sub> - 0.3			
			$V_{DDO} = 3.3V \pm 5\%$ ; NOTE 1			0.5	V
V	Output Law Valtage	NOTE 1	$V_{DDO} = 2.5V \pm 5\%; I_{OL} = 1mA$			0.4	V
V <sub>OL</sub>	Output Low Voltage;	NOIEI	$V_{DDO} = 2.5V \pm 5\%$ ; NOTE 1			0.45	V
			$V_{DDO} = 1.8V \pm 0.2V$ ; NOTE 1			0.35	

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, *Output Load Test Circuit diagrams*.

**Table 5. Crystal Characteristics** 

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	I	
Frequency		10		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

## **AC Electrical Characteristics**

Table 6A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
f <sub>MAX</sub>	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOT	E 2, 3				80	ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 4		25MHz, Integration Range: 100Hz – 1MHz		0.13		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Ti	me	20% to 80%	200		800	ps
odc	Output Duty Cycle			48		52	%
	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 5	ENABLE2				4	cycles
	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 5	ENABLE2				4	cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .

NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: See phase noise plot.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

Table 6B. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
f <sub>MAX</sub>	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOTE 2, 3					80	ps
tjit	RMS Phase Jitter (Random); NOTE 4		25MHz, Integration Range: 100Hz – 1MHz		0.26		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	me	20% to 80%	200		800	ps
odc	Output Duty Cycle			47		53	%
	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 5	ENABLE2				4	cycles
+	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 5	ENABLE2				4	cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .

NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: See phase noise plot.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

**Table 6C. AC Characteristics,**  $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
f <sub>MAX</sub>	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOTI	2, 3				80	ps
tjit(Ø)	RMS Phase Jitter (Random)		25MHz, Integration Range: 100Hz – 1MHz		0.27		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	ne	20% to 80%	200		900	ps
odc	Output Duty Cycle			47		53	%
+	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 4	ENABLE2				4	cycles
+	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 4	ENABLE2				4	cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .

NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65...

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

Table 6D. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
$f_{MAX}$	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOTE	<b>2</b> , 3				80	ps
tjit	RMS Phase Jitter (Random)		25MHz, Integration Range: 100Hz – 1MHz		0.14		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	ne	20% to 80%	48		52	ps
odc	Output Duty Cycle			200		800	%
	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 4	ENABLE2				4	cycles
	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 4	ENABLE2				4	cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .

NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

**Table 6E. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
f <sub>MAX</sub>	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOTE	E 2, 3				80	ps
tjit	RMS Phase Jitter (Random)		25MHz, Integration Range: 100Hz – 1MHz		0.18		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	ne	20% to 80%	200		900	ps
odc	Output Duty Cycle			48		52	%
	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 4	ENABLE2					cycles
	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 4	ENABLE2					cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .

NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65...

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

Table 6F. AC Characteristics,  $V_{DD}$  = 2.5V  $\pm$  5%,  $V_{DDO}$  = 1.8V  $\pm$  0.2V,  $T_A$  = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Using External Crystal		10		40	MHz
f <sub>MAX</sub>	Output Frequency	Using External Clock Source NOTE 1		DC		100	MHz
tsk(o)	Output Skew; NOTE	2, 3				80	ps
tjit	RMS Phase Jitter (Random)		25MHz, Integration Range: 100Hz – 1MHz		0.19		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	ne	20% to 80%	200		900	ps
odc	Output Duty Cycle			47		53	%
	Output Enable	ENABLE1				4	cycles
t <sub>EN</sub>	Time; NOTE 4	ENABLE2				4	cycles
	Output Disable	ENABLE1				4	cycles
t <sub>DIS</sub>	Time; NOTE 4	ENABLE2				4	cycles

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le f_{MAX}$  using a crystal input unless noted otherwise.

Terminated at  $50\Omega$  to  $V_{DDO}/2$ .


NOTE 1: XTAL\_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


# Typical Phase Noise at 25MHz (2.5V Core/2.5V Output)




# Typical Phase Noise at 25MHz (3.3VCore/3.3V Output)




## **Parameter Measurement Information**




3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




2.5V Core/2.5V LVCMOS Output Load AC Test Circuit




1.8V Core/1.8V LVCMOS Output Load AC Test Circuit



3.3V Core/2.5V LVCMOS Output Load AC Test Circuit





3.31.8V Core/1.8V LVCMOS Output Load AC Test Circuit




2.5V Core/1.8V LVCMOS Output Load AC Test Circuit

# **Parameter Measurement Information, continued**






## **Output Skew**



**RMS Phase Jitter** 



**Output Rise/Fall Time** 

**Output Duty Cycle/Pulse Width/Period** 

## **Application Information**

## **Crystal Input Interface**

Figure 2 shows an example of ICS83905 crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a parallel crystal with loading capacitance CL = 18pF, to start with, we suggest C1 = 15pF and C2 = 15pF. These values may be slightly fine tuned further to optimize

the frequency accuracy for different board layouts. Slightly increasing the C1 and C2 values will slightly reduce the frequency. Slightly decreasing the C1 and C2 values will slightly increase the frequency. For the oscillator circuit below, R1 can be used, but is not required. For new designs, it is recommended that R1 not be used.




Figure 2. Crystal Input Interface

#### LVCMOS to XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals

the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$  By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

#### **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS output can be left floating. There should be no trace attached.

## **Layout Guideline**

Figure 5 shows an example of ICS83905 applications schematic. In this example, the device is operated at  $V_{DD} = 3.3V$  and  $V_{DDO} = 3.3V$ . The decoupling capacitors should be loacted as close as possible to the power pins. The input is driven by an 18pF load resonant quartz crystal. The tuning capacitors (C1, C2) are fairly accurate, but minor

adjustments might be required. For the LVCMOS output drivers, two termination examples are shown in the schematic. For additional termination, examples are shown in the LVCMOS Termination Applications Note.




Figure 5. Schmatic of Recommended Layout

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS83905. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS83905 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD\ MAX} * (I_{DD} + I_{DDO}) = 3.465V * (10mA + 5mA) =$ **51.9mW**
- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DD}/2$  Output Current  $I_{OUT} = V_{DD\ MAX}$  /  $[2*(50\Omega + R_{OUT})] = 3.465V$  /  $[2*(50\Omega + 7\Omega)] = 30.4m$ A
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> = 7 $\Omega$  \* (30.4mA)<sup>2</sup> = **6.5mW per output**
- Total Power Dissipation on the R<sub>OUT</sub>
   Total Power (R<sub>OUT</sub>) = 6.5mW \* 6 = 39mW

#### **Dynamic Power Dissipation at 25MHz**

```
Power (25MHz) = C_{PD} * Frequency * (V_{DD})^2 = 19pF * 25MHz * (3.465V)^2 = 5.70mW per output Total Power (25MHz) = 5.70mW * 6 = 34.2mW
```

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Total Power (R<sub>OUT</sub>) + Total Power (25MHz)
  - = 51.98mW + 39mW + 34.2mW
  - = 125.1mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 100.3°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.125\text{W} * 100.3^{\circ}\text{C/W} = 82.5^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 16 Lead TSSOP, Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	100.3°C/W	96.0°C/W	93.9°C/W

# **Reliability Information**

## Table 8A. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead TSSOP

	$\theta_{\text{JA}}$ vs. Air Flow		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	100.3°C/W	96.0°C/W	93.9°C/W

## Table 8B. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead SOIC

	$\theta_{JA}$ vs. Air Flow		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	78.8°C/W	71.1°C/W	66.2°C/W

## Table 8C. $\theta_{\text{JA}}$ vs. Air Flow Table for a 20 Lead VFQFN

	$\theta_{JA}$ vs. Air Flow		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	57.5°C/W	50.3°C/W	45.1°C/W

#### **Transistor Count**

The transistor count for ICS83905: 339

Pin compatible to MPC905

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 16 Lead TSSOP




Table 9A. Package Dimensions for 16 Lead TSSOP

All Dim	All Dimensions in Millimeters					
Symbol	Minimum Maximum					
N	1	6				
Α		1.20				
A1	0.5	0.15				
A2	0.80	1.05				
b	0.19	0.30				
С	0.09	0.20				
D	4.90	5.10				
E	6.40	Basic				
E1	4.30	4.50				
е	0.65	Basic				
L	0.45	0.75				
α	0°	8°				
aaa		0.10				

Reference Document: JEDEC Publication 95, MO-153

Package Outline - M Suffix for 16 Lead SOIC





Table 9B. Package Dimensions for 16 Lead SOIC

All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
N	16			
Α	1.35	1.75		
<b>A</b> 1	0.10	0.25		
В	0.33	0.51		
С	0.19	0.25		
D	9.80	10.00		
E	3.80 4.00			
е	1.27 Basic			
Н	5.80	6.20		
h	0.25 0.50			
L	0.40	1.27		
α	0°	8°		

Reference Document: JEDEC Publication 95, MS-012

# **Package Outline and Package Dimensions**

### Package Outline - K Suffix for 32 Lead VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this

device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9C below.

**Table 9C. Package Dimensions** 

JEDEC Variation: VGGD-1/-5 All Dimensions in Millimeters					
Symbol	Minimum	Nominal	Maximum		
N		20			
Α	0.80		1.00		
A1	0		0.05		
А3	0.25 Ref.				
b	0.18		0.30		
N <sub>D</sub> & N <sub>E</sub>		5			
D&E	4.00 Basic				
D2 & E2	1.95		2.25		
е	0.50 Basic				
L	0.35		0.75		

Reference Document: JEDEC Publication 95, MO-220

## **Ordering Information**

**Table 10. Ordering Information** 

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83905AM	83905AM	16 Lead SOIC	Tube	0°C to 70°C
83905AMT	83905AM	16 Lead SOIC	2500 Tape & Reel	0°C to 70°C
83905AMLF	83905AML	"Lead-Free" 16 Lead SOIC	Tube	0°C to 70°C
83905AMLFT	83905AML	"Lead-Free" 16 Lead SOIC	2500 Tape & Reel	0°C to 70°C
83905AG	83905AG	16 Lead TSSOP	Tube	0°C to 70°C
83905AGT	83905AG	16 Lead TSSOP	2500 Tape & Reel	0°C to 70°C
83905AGLF	83905AGL	"Lead-Free" 16 Lead TSSOP	Tube	0°C to 70°C
83905AGLFT	83905AGL	"Lead-Free" 16 Lead TSSOP	2500 Tape & Reel	0°C to 70°C
83905AK	83905A	20 Lead VFQFN	Tray	0°C to 70°C
83905AKT	83905A	20 Lead VFQFN	2500 Tape & Reel	0°C to 70°C
83905AKLF	3905AL	"Lead-Free" 20 Lead VFQFN	Tray	0°C to 70°C
83905AKLFT	3905AL	"Lead-Free" 20 Lead VFQFN	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
Α		2	Added Enable Timing Diagram.	
В	T6A - T6F	1 5 - 7 8	Features Section - added RMS Phase Jitter bullet.  AC Characteristics Tables - added RMS Phase Jitter specs.  Added Phase Noise Plot.	
В	Т9	14	Ordering Information Table - added TSSOP, non-LF part number.	
В		11 12	Added Crystal Input Interface in Application Section.  Added Schematic layout.	5/16/05
В		3 11 13	Absolute Maximum Ratings - corrected 20 lead VFQFN package Thermal Impedance.  Added Recommendations for <i>Unused Input and Output Pins</i> .  Corrected Theta JA Air Flow Table for 20 lead VFQFN.	10/2/06
В	Т9	11 12 17	Added LVCMOS to XTAL Interface section.  Added Thermal Release Path section.  AC Characteristics Table - added lead-free marking for 20 lead VFQFN package.	7/9/07
В	T7B - T7C	3 12 14 16	Absolute Maximum Ratings - updated TSSOP and VFQFN Thermal Impedance. Updated Thermal Release Path section. Updated TSSOP and VFQFN Thermal Impedance. Added note to VFQFN Package Outline.	
В		15	Added Power Considerations section. Converted datasheet format.	7/20/09



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT Technical Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2009. All rights reserved.