


4Mx4 16Mb DRAM WITH FAST PAGE MODE

ADVANCED INFORMATION AUGUST 2010

FEATURES

- · Fast Page Mode Access Cycle
- · TTL compatible inputs and outputs
- Refresh Interval: 2,048 cycles/32 ms
- Refresh Mode: RAS-Only,
 CAS-before-RAS (CBR), and Hidden
- Single power supply: 5V±10% (IS41C44052C) 3.3V ± 10% (IS41LV44052C)
- Byte Write and Byte Read operation via two CAS
- Industrial temperature range -40°C to +85°C
- RoHS compliant

PIN CONFIGURATION 24 (26) Pin TSOP 2



DESCRIPTION

The *ISSI* IS41C/41LV44052C is a 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory. The Fast Page Mode allows 2,048 or 4096 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.

These features make the IS41C/41LV44052C ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C/41LV44052C is packaged in a 24/26-pin 300-mil TSOP2 with JEDEC standard pinout.

KEY TIMING PARAMETERS

Parameter	-50	-60	Unit
RAS Access Time (trac)	50	60	ns
CAS Access Time (tcac)	13	15	ns
Column Address Access Time (taa)	25	30	ns
Fast Page Mode Cycle Time (tpc)	20	25	ns
Read/Write Cycle Time (tRc)	84	104	ns

PIN DESCRIPTIONS

A0-A10	Address Inputs (2K Refresh)		
I/O0-3	Data Inputs/Outputs		
WE	Write Enable		
ŌĒ	Output Enable		
RAS	Row Address Strobe		
CAS	Column Address Strobe		
V _{DD}	Power		
GND	Ground		
NC	No Connection		

Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby	Н	Н	Χ	Χ	Χ	High-Z
Read	L	L	Н	L	ROW/COL	D оит
Write: Word (Early Write)	L	L	L	Χ	ROW/COL	Din
Read-Write	L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh Read	$L\rightarrow H\rightarrow L$	L	Н	L	ROW/COL	D оит
Write ⁽¹⁾	$L\rightarrow H\rightarrow L$	L	L	Χ	ROW/COL	D оит
RAS-Only Refresh	H→L	Н	Χ	Χ	ROW/NA	High-Z
CBR Refresh	H→L	L	Χ	Χ	Χ	High-Z

Note:

1. EARLY WRITE only.



Functional Description

The IS41C/41LV44052C are CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 address bit. These are entered 11 bits (A0-A10) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter ten bits.

Memory Cycle

A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trap, top has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tar, tar, and toer are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs last.

Auto Refresh Cycle

To retain data, 2,048 refresh cycles are required in each 32 ms period. There are two ways to refresh the memory:

- By clocking each of the 2,048 row addresses (A0 through A10) with RAS at least once every 32 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the V_{DD} supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} signal).

During power-on, it is recommended that \overline{RAS} track with VDD or be held at a valid VIH to avoid current surges.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
V _{DD}	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Іоит	Output Current		50	mA
PD	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
	Industrial Operation Temperature		-40 to +85	
Tstg	Storage Temperature		-55 to +125	°C

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
VDD	Supply Voltage		5V	4.5	5.0	5.5	V
			3.3V	3.0	3.3	3.6	
VIH	Input High Voltage		5V	2.0	_	V _{DD} + 1.0	V
			3.3V	2.0		$V_{DD} + 0.3$	
VIL	Input Low Voltage		5V	-1.0	_	0.8	V
	-		3.3V	-0.3	_	8.0	
lıL	Input Leakage Current	Any input $0V \le V$ IN $\le V$ DD		- 5		5	μA
		Other inputs not under test = 0V					
lio	Output Leakage Current	Output is disabled (Hi-Z)		- 5		5	μA
	-	$0V \le V_{OUT} \le V_{DD}$					-
Vон	Output High Voltage Level	Iон = −5.0 mA	5V	2.4		_	V
	, ,	Iон = −2.0 mA	3.3V	2.4		_	
Vol	Output Low Voltage Level	IoL = 4.2 mA	5V	_		0.4	V
	,	IoL = 2 mA	3.3V	_		0.4	
TA	Commercial Ambient Tem	perature		0	_	+70	°C
	Industrial Ambient Temper	rature		-40		+85	

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A10	5	pF
CIN2	Input Capacitance: RAS, CAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O3	7	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

IS41C44052C IS41LV44052C



ELECTRICAL CHARACTERISTICS(1)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition		VDD/Speed	Min.	Max.	Unit
IDD1	Standby Current: TTL	$\overline{RAS},\overline{CAS} \geq VIH$	Commercia	l 5V		2	mA
				3.3V	_	0.5	
			Industrial	5V	_	3	
				3.3V	_	2	
IDD2	Standby Current: CMOS	\overline{RAS} , $\overline{CAS} \ge V_{DD} - 0.2V$		5V	_	1	mA
	-			3.3V	_	0.5	
IDD3	Operating Current:	RAS, CAS,		-50	_	120	mA
	Random Read/Write ^(2,3)	Address Cycling, trc = trc (min.))	-60	_	110	
	Average Power Supply Current						
IDD4	Operating Current:	\overline{RAS} = VIL, $\overline{CAS} \ge VIH$		-50	_	90	mA
	Fast Page Mode(2,3,4)	trc = trc (min.)		-60	_	80	
	Average Power Supply Current						
IDD5	Refresh Current:	RAS Cycling, CAS ≥ VIH		-50		120	mA
	RAS-Only ^(2,3)	trc = trc (min.)		-60	_	110	
	Average Power Supply Current						
IDD6	Refresh Current:	RAS, CAS Cycling		-50	_	120	mA
	CBR ^(2,3,5)	trc = trc (min.)		-60	_	110	
	Average Power Supply Current						

Notes

^{1.} An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each Fast Page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-(
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84		104	_	ns
trac	Access Time from RAS(6, 7)	_	50	_	60	ns
tcac	Access Time from CAS(6, 8, 15)	_	13	_	15	ns
taa	Access Time from Column-Address ⁽⁶⁾	_	25	_	30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
trp	RAS Precharge Time	30	_	40	_	ns
tcas	CAS Pulse Width(23)	8	10K	10	10K	ns
tcp	CAS Precharge Time(9)	9	_	9	_	ns
tсsн	CAS Hold Time (21)	38	_	40	_	ns
trcd	RAS to CAS Delay Time(10, 20)	12	37	14	45	ns
tasr	Row-Address Setup Time	0	_	0	_	ns
trah	Row-Address Hold Time	8	_	10	_	ns
tasc	Column-Address Setup Time(20)	0	_	0	_	ns
tcah	Column-Address Hold Time(20)	8	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	30	_	40	_	ns
trad	RAS to Column-Address Delay Time(11)	10	25	12	30	ns
tral	Column-Address to RAS Lead Time	25	_	30	_	ns
trpc	RAS to CAS Precharge Time	5	_	5	_	ns
trsh	RAS Hold Time	8	_	10	_	ns
trhcp	RAS Hold Time from CAS Precharge	30	_	35	_	ns
tcLZ	CAS to Output in Low-Z(15, 24)	0	_	0	_	ns
tcrp	CAS to RAS Precharge Time(21)	5	_	5	_	ns
top	Output Disable Time(19, 24)	3	15	3	15	ns
toe	Output Enable Time(15, 16)	_	12	_	15	ns
toed	Output Enable Data Delay (Write)	12	_	15	_	ns
toehc	OE HIGH Hold Time from CAS HIGH	5	_	5	_	ns
toep	OE HIGH Pulse Width	10	_	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
trcs	Read Command Setup Time(17, 20)	0	_	0	_	ns
trrh	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	_	ns
tпсн	Read Command Hold Time (referenced to $\overline{\text{CAS}}$)(12, 17, 21)	0	_	0	_	ns
twch	Write Command Hold Time(17)	8	_	10	_	ns
twcr	Write Command Hold Time (referenced to RAS)(17)	40	_	50	_	ns
twp	Write Command Pulse Width(17)	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	7	_	7	_	ns



AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-5	50	-	-60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
trwL	Write Command to RAS Lead Time(17)	13	_	15	_	ns	
tcwL	Write Command to CAS Lead Time(17, 21)	8	_	10	_	ns	
twcs	Write Command Setup Time(14, 17, 20)	0	_	0	_	ns	
tohr	Data-in Hold Time (referenced to RAS)	39	_	39	_	ns	
tach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	ns	
toeh	OE Hold Time from WE during READ-MODIFY-WRITE cycle(18)	8	_	10	_	ns	
tos	Data-In Setup Time(15, 22)	0	_	0	_	ns	
toh	Data-In Hold Time(15, 22)	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	64	_	77	_	ns	
tcwp	CAS to WE Delay Time(14, 20)	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time(14)	39	_	47	_	ns	
tPC	Fast Page Mode READ or WRITE Cycle Time	20	_	25	_	ns	
trasp	RAS Pulse Width	50	100K	60	100K	ns	
tcpa	Access Time from CAS Precharge(15)	_	30	_	35	ns	
tprwc	READ-WRITE Cycle Time(24)	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19, 24)	0	12	0	15	ns	
twnz	Output Disable Delay from WE	3	10	3	10	ns	
tcsr	CAS Setup Time (CBR REFRESH)(20, 25)	5	_	5	_	ns	
tchr	CAS Hold Time (CBR REFRESH)(21, 25)	8		10		ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	_	ns	
tref	Auto Refresh Period 2,048 Cycles		32		32	ms	
tτ	Transition Time (Rise or Fall)(2, 3)	1	50	1	50	ns	

ACTEST CONDITIONS

Output load: Two TTL Loads and 50 pF (VDD = $5.0V \pm 10\%$)

One TTL Load and 50 pF ($VDD = 3.3V \pm 10\%$)

Input timing reference levels: VIH = 2.0V, VIL = 0.8V ($VDD = 5.0V \pm 10\%$);

 $V_{IH} = 2.0V, V_{IL} = 0.8V (V_{DD} = 3.3V \pm 10\%)$

Output timing reference levels: VOH = 2.4V, VOL = 0.4V ($VDD = 5V \pm 10\%$, $3.3V \pm 10\%$)

IS41C44052C IS41LV44052C




Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycle (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that the three three (MAX). If the is greater than the maximum recommended value shown in this table, that will increase by the amount that the exceeds the value shown.
- 8. Assumes that trod ž trod (MAX).
- 9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for tcp.
- 10. Operation with the troo (MAX) limit ensures that trac (MAX) can be met. troo (MAX) is specified as a reference point only; if troo is greater than the specified troo (MAX) limit, access time is controlled exclusively by trac.
- 11. Operation within the trad (MAX) limit ensures that trad (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwd, tawd and tcwd are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ž twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwd ž trwd (MIN), tawd ž tawd (MIN) and tcwd ž tcwd (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input.
- 16. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, I/O goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as $\overline{\text{WE}}$ going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeн met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeн is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. Determined by falling edge of CAS.
- 21. Determined by rising edge of CAS.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. CAS must meet minimum pulse width.
- 24. The 3 ns minimum is a parameter guaranteed by design.
- 25. Enables on-chip refresh and address counters.




FAST-PAGE-MODE READ CYCLE






FAST PAGE MODE READ-MODIFY-WRITE CYCLE



08/09/2010




FAST-PAGE-MODE EARLY WRITE CYCLE (OE = DON'T CARE)






FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)



08/09/2010




FAST PAGE MODE EARLY WRITE CYCLE






AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)





ORDERING INFORMATION: 5V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Refresh	Package
50	IS41C44052C-50CTGI	2K	300-mil TSOP-II, Cu leadframe plated with matte SnBi

ORDERING INFORMATION: 3.3V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Refresh	Package
50	IS41LV44052C-50CTG	2K	300-mil TSOP-II, Cu leadframe plated with matte SnBi

Note:

The -50 speed option supports 50ns and 60ns timing specifications.



