N-channel 600 V, 0.150 Ω, 19.5 A, FDmesh[™] II Power MOSFET (with fast diode) PowerFLAT[™] (8x8) HV

Preliminary data

STL23NM60ND

Features

ſ	Туре	V _{DSS} (@T _{jmax})	R _{DS(on)} max	I _D
ſ	STL23NM60ND	650 V	< 0.180 Ω	19.5 A ⁽¹⁾

- 1. This value is rated according to R_{thi-case}.
- The worldwide best R_{DS(on)} * area amongst the fast recovery diode devices
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance
- High dv/dt and avalanche capabilities

Application

Switching applications

Description

The FDmesh[™] II series belongs to the second generation of MDmesh[™] technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout and associates all advantages of reduced onresistance and fast switching with an intrinsic fastrecovery body diode. It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.

Table 1	_	Device	summary
		DEVICE	Summary

Order code	Marking	Package	Packaging	
STL23NM60ND	23NM60ND	PowerFLAT™ 8x8 HV	Tape and reel	

Doc ID 17439 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.





Figure 1. Internal schematic diagram



Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Revision history	10



1

Table 2. Absolute maximum rati

Electrical ratings

Table 2.	Absolute maximum ratings		
Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	600	V
V _{GS}	Gate-source voltage	± 25	V
$I_{D}^{(1)}$	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	19.5	А
$I_{D}^{(1)}$	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	11.7	А
I _{DM} ^{(1),(2)}	Drain current (pulsed)	78	А
I _D ⁽³⁾	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	2.75	А
I _D ⁽³⁾	Drain current (continuous) at T _C = 100 °C	1.75	А
I _{DM} ^{(2),(3)}	Drain current (pulsed)	11	А
P _{TOT} ⁽³⁾	Total dissipation at $T_C = 25 \ ^{\circ}C$ (steady state)	150	W
P _{TOT} ⁽¹⁾	Total dissipation at $T_C = 25 \ ^{\circ}C$ (steady state)	3	W
I _{AR}	Avalanche current, repetitive or not- repetitive (pulse width limited by T _j max)	9	A
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	700	mJ
dv/dt ⁽⁴⁾ Peak diode recovery voltage slope		40	V/ns
T _{stg} Storage temperature		- 55 to 150	°C
Тj	Max. operating junction temperature	150	°C

1. The value is rated according to $\mathsf{R}_{thj\text{-}case}$

2. Pulse width limited by safe operating area

3. When mounted on FR-4 board of inch², 2oz Cu

4. I_{SD} \leq 19.5 A, di/dt \leq 400 A/µs, V_{Peak} < V_{(BR)DSS}

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.83	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb max	45	°C/W
T ₁ Maximum lead temperature for soldering purposes		300	°C

1. When mounted on 1inch² FR-4 board, 2 oz Cu



2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4.	on/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, \text{ V}_{GS} = 0$	600			V
dv/dt ⁽¹⁾	Drain-source voltage slope	V _{DD} = 480 V, I _D = 19.5 A, V _{GS} = 10 V		48		V/ns
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating, V _{DS} = Max rating,@125 °C			1 100	μΑ μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 10 A		0.150	0.180	Ω

Table 4. On/off states

1. Characteristic value at turn off on inductive load

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50$ V, f =1 MHz, $V_{GS} = 0$	-	2050 80 8	-	pF pF pF
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	318	-	pF
Rg	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain	-	4	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480 \text{ V}, I_D = 19.5 \text{ A}$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 3</i>)	-	70 10 30	-	nC nC nC

1. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



	•					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 10 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 2</i>)	-	25 45 90 40	-	ns ns ns ns

Table 6. Switching times

Table 7.Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		19.5 78	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 19.5 A, V _{GS} =0	-		1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 19.5 A, di/dt =100 A/μs, V _{DD} = 100 V (see <i>Figure 4</i>)	-	190 1.2 13		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	V _{DD} = 100 V di/dt =100 A/μs, I _{SD} = 19.5 A, T _j = 150 °C (see <i>Figure 4</i>)	-	260 2.0 15		ns μC Α

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = $300\mu s$, duty cycle 1.5%



3 **Test circuits**






Figure 3. Gate charge test circuit





Figure 4. Test circuit for inductive load switching and diode recovery times



J

D.U.T.

2200

μF

3.3

μF


Vdd

AM01471v1

Vd o


lр

C










4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



Dim.		mm	
Dini.	Min.	Тур.	Max.
A	0.80	0.90	1.00
A1		0.02	0.05
b	0.95	1.00	1.05
с		0.10	
D		8.00	
E		8.00	
D2	7.05	7.20	7.30
E2	4.15	4.30	4.40
e		2.00	
L	0.40	0.50	0.60

Table 8. PowerFLAT[™] 8x8 HV mechanical data





8/11




Figure 9. PowerFLAT[™] 8x8 HV recommended footprint



Doc ID 17439 Rev 1

5 Revision history

Table 9.Document revision history

Date	Revision	Changes
28-Apr-2010	1	First release

10/11

Doc ID 17439 Rev 1



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or services or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17439 Rev 1