

## 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization

### **General Description**

The DS25BR100 and DS25BR101 are single channel 3.125 Gbps LVDS buffers optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced metallic cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR100 and DS25BR101 feature transmit pre-emphasis (PE) and receive equalization (EQ), making them ideal for use as a repeater device. Other LVDS devices with similar IO characteristics include the following products. The DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, while the DS25BR110 features four levels of equalization for use as an optimized receiver device. The DS25BR150 is a buffer/repeater with the lowest power consumption and does not feature transmit pre-emphasis nor receive equalization.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires minimal space on the board while the flow-through pinout allows easy board layout. On the DS25BR100 the differential input and output is internally terminated with a  $100\Omega$  resistor to lower return losses, reduce component count and further minimize board space. For added design flexibility the  $100\Omega$  input terminations on the DS25BR101 have been eliminated. This enables a designer to adjust the termination for custom interconnect topologies and layout.

### **Features**

- DC 3.125 Gbps low jitter, high noise immunity, low power operation
- Receive equalization reduces ISI jitter due to media loss
- Transmit pre-emphasis drives lossy backplanes and cables
- On-chip 100Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space. The DS25BR101 eliminates the on-chip input termination for added design flexibility.
- 7 kV ESD on LVDS I/O pins protects adjoining components
- Small 3 mm x 3 mm LLP-8 space saving package

### **Applications**

- Clock and data buffering
- Metallic cable driving and equalization
- FR-4 equalization

### Typical Application Vcc Щ CML ASIC / FPGA LVDS BR100 LVPECL С Vcc g ASIC / FPGA BR100 LVDS Ш 20179110


### **Device Information**

Device	Function	Termination Option	Available Signal Conditioning
DS25BR100	Buffer / Repeater	Internal 100 $\Omega$ for LVDS inputs	2 Levels: PE and EQ
DS25BR101	Buffer / Repeater	External termination required	2 Levels: PE and EQ
DS25BR110	Receiver	Internal 100 $\Omega$ for LVDS inputs	4 Levels: EQ
DS25BR120	Driver	Internal $100\Omega$ for LVDS inputs	4 Levels: PE
DS25BR150	Buffer / Repeater	Internal $100\Omega$ for LVDS inputs	None

### **Ordering Information**


NSID	Package	Tape & Reel QTY	Package Number
DS25BR100TSD	8 Lead LLP Package	1000	SDA08A
DS25BR100TSDX	8 Lead LLP Package	4500	SDA08A
DS25BR101TSD	8 Lead LLP Package	1000	SDA08A
DS25BR101TSDX	8 Lead LLP Package	4500	SDA08A

### **Block Diagram**



Note: DS25BR101 eliminates  $100\Omega$  input termination.

### **Pin Diagram**



20179104

### **Pin Descriptions**

Pin Name	Pin Name	Pin Type	Pin Description
EQ	1	Input	Equalizer select pin.
IN+	2	Input	Non-inverting LVDS input pin.
IN-	3	Input	Inverting LVDS input pin.
PE	4	Input	Pre-emphasis select pin.
NC	5	NA	"NO CONNECT" pin.
OUT-	6	Output	Inverting LVDS output pin.
OUT+	7	Output	Non-inverting LVDS Output pin.
VCC	8	Power	Power supply pin.
GND	DAP	Power	Ground pad (DAP - die attach pad).

### Control Pins (PE and EQ) Truth Table

EQ	PE	Equalization Level	Pre-emphasis Level
0	0	Low (Approx. 4 dB at 1.56 GHz)	Off
0	1	Low (Approx. 4 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)
1	0	Medium (Approx. 8 dB at 1.56 GHz)	Off
1	1	Medium (Approx. 8 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)

### Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	–0.3V to +4V
LVCMOS Input Voltage (EQ, PE)	-0.3V to (V <sub>CC</sub> + 0.3V)
LVDS Input Voltage (IN+, IN–)	-0.3V to +4V
LVDS Differential Input Voltage (DS25BR100)	0V to 1V
LVDS Differential Input Voltage (DS25BR101)	V <sub>CC</sub> + 0.6V
LVDS Output Voltage (OUT+, OUT-)	–0.3V to (V <sub>CC</sub> + 0.3V)
LVDS Differential Output Voltage ((OUT+) - (OUT-))	0V to 1V
LVDS Output Short Circuit Current Duration	5 ms
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation	on at 25°C
SDA Package	2.08W
Derate SDA Package	16.7 mW/°C above +25°C

Package Thermal Resistance	
θ <sub>JA</sub>	+60.0°C/W
θ <sub>JC</sub>	+12.3°C/W
ESD Susceptibility	
HBM (Note 1)	≥7 kV
MM (Note 2)	≥250V
CDM (Note 3)	≥1250V

Note 1: Human Body Model, applicable std. JESD22-A114C Note 2: Machine Model, applicable std. JESD22-A115-A Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> ) (DS25BR100 only)			1.0	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

### **DC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

			,	1	r	r
Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMO	S INPUT DC SPECIFICATIONS (EQ, PE)					-
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = 3.6V$ $V_{CC} = 3.6V$		0	±10	μA
IIL	Low Level Input Current	$V_{CC} = 3.6V$ $V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μA
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0 \text{V}$		-0.9	-1.5	V
LVDS O	UTPUT DC SPECIFICATIONS (OUT+, OUT-)			•		•
V <sub>OD</sub>	Differential Output Voltage		250	350	450	mV
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_{L} = 100\Omega$	-35		35	mV
V <sub>OS</sub>	Offset Voltage		1.05	1.2	1.375	V
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_{L} = 100\Omega$	-35		35	mV
I <sub>os</sub>	Output Short Circuit Current (Note 10)	OUT to GND, PE = 0		-35	-55	mA
		OUT to $V_{CC}$ , PE = 0		7	55	mA
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω

	Parameter	Conditions		Тур	Max	Units
LVDS IN	PUT DC SPECIFICATIONS (IN+, IN-)					
V <sub>ID</sub>	Input Differential Voltage (Note 8)		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} - 0.05V$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = GND or 3.6V V <sub>CC</sub> = 3.6V or 0.0V		±1	±10	μA
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor (Note 9)	Between IN+ and IN-		100		Ω
SUPPLY	CURRENT		•			
I <sub>CC</sub>	Supply Current	EQ = 0, PE = 0		35	43	mA

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

**Note 7:** Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Input Differential Voltage (V<sub>ID</sub>) The DS25BR100 limits input amplitude to 1 volt. The DS25BR101 supports any V<sub>ID</sub> within the supply voltage to GND range.

Note 9: Input Termination Resistor (R<sub>IN</sub>) The DS25BR100 provides an integrated 100 ohm input termination for the high speed LVDS pair. The DS25BR101 eliminates this internal termination.

Note 10: Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.

DS25BR100 / DS25BR101

Symbol			litions	Min	Тур	Max	Units
-		Cond			тур	IVIAX	Units
				1	350	465	ps
t <sub>PHLD</sub>		— R <sub>L</sub> = 100Ω			350	465	<u> </u>
t <sub>PLHD</sub>					45	100	ps
t <sub>SKD1</sub>				-	45	150	ps ps
t <sub>SKD2</sub>	· ,				-		ps
t <sub>LHT</sub>		— R <sub>L</sub> = 100Ω			80	150	ps
t <sub>HLT</sub>		OW ( 5:			80	150	ps
	PERFORMANCE WITH PE = OFF AND EQ = L			1	0.5	4	<u> </u>
t <sub>RJ1A</sub>	Random Jitter (RMS Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps	_	0.5	1	ps
t <sub>RJ2A</sub>	Input Test Channel D (Note 16)	V <sub>CM</sub> = 1.2V Clock (RZ) PE = 0, EQ = 0	3.125 Gbps		0.5	1	ps
t <sub>DJ1A</sub>		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		1	16	ps
t <sub>DJ2A</sub>	Deterministic Jitter (Peak to Peak) Input Test Channel D (Note 17)	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE = 0, EQ = 0	3.125 Gbps		11	31	ps
t <sub>TJ1A</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.03	0.09	UI <sub>P-P</sub>
t <sub>TJ2A</sub>	I otal Jitter (Peak to Peak) Input Test Channel D (Note 18)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE = 0, EQ = 0	3.125 Gbps		0.06	0.14	UI <sub>P-P</sub>
JITTER	PERFORMANCE WITH PE = OFF AND EQ = N	IEDIUM (Figures 6, 7)					
t <sub>RJ1B</sub>	Bandom litter (BMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
t <sub>RJ2B</sub>	Input Test Channel E (Note 16)	V <sub>CM</sub> = 1.2V Clock (RZ) PE = 0, EQ = 1	3.125 Gbps		0.5	1	ps
t <sub>DJ1B</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		10	29	ps
t <sub>DJ2B</sub>	UTPUT AC SPECIFICATIONS (OUT+, OUT-) Differential Propagation Delay High to Low Differential Propagation Delay Low to High Pulse Skew It <sub>PLHD</sub> - t <sub>PHLD</sub> I (Note 14) Part to Part Skew (Note 15) Rise Time Fall Time PERFORMANCE WITH PE = OFF AND EQ = LO Random Jitter (RMS Value) Input Test Channel D (Note 16) Deterministic Jitter (Peak to Peak) Input Test Channel D (Note 17) Total Jitter (Peak to Peak) Input Test Channel D (Note 18) PERFORMANCE WITH PE = OFF AND EQ = ME Random Jitter (RMS Value) Input Test Channel D (Note 18)	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE = 0, EQ = 1	3.125 Gbps		27	43	ps
t <sub>TJ1B</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.07	0.12	UI <sub>P-P</sub>
t <sub>TJ2B</sub>	Input Test Channel E	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE = 0, EQ = 1	3.125 Gbps		0.12	0.17	UI <sub>P-P</sub>
JITTER	PERFORMANCE WITH PE = MEDIUM AND EC	Q = LOW (Figures 5, 7)	)				
t <sub>RJ1C</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
t <sub>RJ2C</sub>	Output Test Channel B	V <sub>CM</sub> = 1.2V Clock (RZ) PE = 1, EQ = 0	3.125 Gbps		0.5	1	ps
t <sub>DJ1C</sub>	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		29	57	ps
t <sub>DJ2C</sub>	Output Test Channel B	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE = 1, EQ = 0	3.125 Gbps		29	51	ps
t <sub>TJ1C</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.10	0.19	UI <sub>P-P</sub>
t <sub>TJ2C</sub>	Output Test Channel B	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 0	3.125 Gbps		0.13	0.22	UI <sub>P-P</sub>

Symbol	Parameter	Cond	Conditions		Тур	Max	Units
JITTER	PERFORMANCE WITH PE = MEDIUM AN	D EQ = MEDIUM ( <i>Figures</i>	5, 7)			-	
t <sub>RJ1D</sub>	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1.1	ps
t <sub>RJ2D</sub>	Input Test Channel E Output Test Channel B (Note 16)	V <sub>CM</sub> = 1.2V Clock (RZ) PE = 1, EQ = 1	3.125 Gbps		0.5	1	ps
t <sub>DJ1D</sub>	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		41	77	ps
t <sub>DJ2D</sub>	Input Test Channel E Output Test Channel B (Note 17)	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE = 1, EQ = 1	3.125 Gbps		46	98	ps
t <sub>TJ1D</sub>	Total Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.13	0.20	UI <sub>P-P</sub>
t <sub>TJ2D</sub>	Input Test Channel E Output Test Channel B (Note 18)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 1	3.125 Gbps		0.19	0.30	UI <sub>P-P</sub>

Note 11: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 12: Typical values represent most likely parametric norms for  $V_{CC}$  = +3.3V and  $T_A$  = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 13: Specification is guaranteed by characterization and is not tested in production.


Note 14:  $t_{SKD1}$ ,  $It_{PLHD} - t_{PHLD}I$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.


Note 15:  $t_{SKD2}$ , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.

Note 16: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 17: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 18: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.





### **Test Channel Loss Characteristics**

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length	Insertion Loss (dB)					
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz
A	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0

### **Device Operation**


### **INPUT INTERFACING**


The DS25BR100/101 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR100/101 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers.

The DS25BR100 inputs are internally terminated with a  $100\Omega$  resistor for optimal device performance, reduced component count, and minimum board space. External input terminations on the DS25BR101 need to be placed as close as possible to the device inputs to achieve equivalent AC per-

formance. It is recommended that SMT resistors sized 0402 or smaller be used and the mounting distance to the DS25BR101 pins kept under 200 mils.

When using the DS25BR101 in a limited multi-drop topology, any transmission line stubs should be kept very short to minimize any negative effects on signal quality. A single termination resistor or resistor network that matches the differential line impedance should be used. If DS25BR101 input pairs from two separate devices are to be connected to a single differential output, it is recommended that the DS25BR101 devices are mounted directly opposite of each other. One on top of the PCB and the other directly under the first on the bottom of the PCB, this keeps the distance between inputs equal to the PCB thickness.






Note: DS25BR101 requires external  $100\Omega$  input termination.


### **OUTPUT INTERFACING**

The DS25BR100/101 outputs signals compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that


the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver












Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length










An Equalized (with PE and EQ) 3.125 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (*Figure 5*) V:125 mV / DIV, H:50 ps / DIV

Downloaded from Elcodis.com electronic components distributor






Total Jitter as a Function of Data Rate



Total Jitter as a Function of Input Amplitude

www.national.com



## Notes

F

For more National Semiconductor	product information and	nroven design tools	visit the following Web sites at:
	product information and	proven design tools,	visit the following web sites at.

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com