

DS25BR150 3.125 Gbps LVDS Buffer

General Description

The DS25BR150 is a single channel 3.125 Gbps LVDS buffer optimized for high-speed signal transmission over printed circuit boards and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR150 is a buffer/repeater with very low power consumption. Other LVDS devices with similar IO characteristics and with signal conditioning features include the following products. The DS25BR110 features four levels of equalization for use as an optimized receiver device, the DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, while the DS25BR100 features both pre-emphasis and equalization for use as an optimized repeater device.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a 100Ω resistor to lower device input and output return losses, reduce component count, and further minimize board space.


Features

- DC 3.125 Gbps low jitter, high noise immunity, low power operation
- On-chip 100 Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 7 kV ESD on LVDS I/O pins protects adjoining components
- Small 3 mm x 3 mm LLP-8 space saving package


Applications

- Clock or data buffering / repeating
- OC-48 / STM-16 Clock or data buffering / repeating
- InfiniBand
- FireWire


Typical Application



Block Diagram



Pin Diagram



Pin Descriptions

Pin Name	Pin Name	Pin Type	Pin Description	
NC	1	NA	"NO CONNECT" pin.	
IN+	2	Input	Non-inverting LVDS input pin.	
IN-	3	Input	Inverting LVDS input pin.	
NC	4	NA	"NO CONNECT" pin.	
NC	5	NA	"NO CONNECT" pin.	
OUT-	6	Output	Inverting LVDS output pin.	
OUT+	7	Output	Non-inverting LVDS Output pin.	
VCC	8	Power	Power supply pin.	
GND	DAP	Power	Ground pad (DAP - die attach pad)	

Ordering Codes and Configurations

NSID	Function		
DS25BR150TSD	Buffer/Repeater		

Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4VLVDS Input Voltage (IN+, IN-) -0.3V to +4VLVDS Differential Input Voltage ((IN+) - (IN-)) 0V to 1V LVDS Output Voltage (OUT+, -0.3V to $(V_{CC} + 0.3V)$ OUT-) LVDS Differential Output Voltage ((OUT+) - (OUT-)) 0V to 1V LVDS Output Short Circuit Current 5 ms Duration Junction Temperature +150°C Storage Temperature Range -65°C to +150°C Lead Temperature Range +260°C Soldering (4 sec.) Maximum Package Power Dissipation at 25°C SDA Package

· ·	
Θ_{JA}	+60.0°C/W
$\theta_{ m JC}$	+12.3°C/W
ESD Susceptibility	
HBM (Note 1)	≥7 kV

MM (Note 2) ≥250V CDM (Note 3) ≥1250V

Note 1: Human Body Model, applicable std. JESD22-A114C Note 2: Machine Model, applicable std. JESD22-A115-A Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

Package Thermal Resistance

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V_{ID})	0		1	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C

DC Electrical Characteristics

Derate SDA Package

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

16.7 mW/°C above +25°C

2.08W

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
LVDS OUTPUT DC SPECIFICATIONS (OUT+, OUT-)								
V _{OD}	Differential Output Voltage		250	350	450	mV		
ΔV_{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV		
V _{OS}	Offset Voltage		1.05	1.2	1.375	V		
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV		
Ios	Output Short Circuit Current (Note 8)	OUT to GND		-25	-50	mA		
		OUT to V _{CC}		7.5	50	mA		
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF		
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω		

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
LVDS IN	LVDS INPUT DC SPECIFICATIONS (IN+, IN-)								
V _{ID}	Input Differential Voltage		0		1	V			
V _{TH}	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} -0.05V$		0	+100	mV			
V _{TL}	Differential Input Low Threshold		-100	0		mV			
V _{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	٧			
I _{IN}	Input Current	$V_{IN} = 3.6V \text{ or } 0V$ $V_{CC} = 3.6V \text{ or } 0V$		±1	±10	μA			
C _{IN}	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF			
R _{IN}	Input Termination Resistor	Between IN+ and IN-		100		Ω			
SUPPLY CURRENT									
I _{CC}	Supply Current			27	35	mA			

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

Note 7: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

AC Electrical Characteristics (Note 11)

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
LVDS OUTPUT AC SPECIFICATIONS (OUT+, OUT-)							
t _{PHLD}	Differential Propagation Delay High to Low	B 4000			370	520	ps
t _{PLHD}	Differential Propagation Delay Low to High	$R_L = 100\Omega$			355	520	ps
t _{SKD1}	Pulse Skew It _{PLHD} – t _{PHLD} I (Note 12)				15	100	ps
t _{SKD2}	Part to Part Skew (Note 13)				45	160	ps
t _{LHT}	Rise Time	D 4000			80	150	ps
t _{HLT}	Fall Time	$R_L = 100\Omega$		80	150	ps	
JITTER	JITTER PERFORMANCE (Figure 5)						
t _{DJ1}	Deterministic Jitter (Peak-to-Peak Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		11	33	ps
t _{DJ2}	(Note 15)	V _{CM} = 1.2V K28.5 (NRZ)	3.125 Gbps		15	41	ps
t _{RJ1}	Random Jitter (RMS Value)	V _{ID} = 350 mV	1.25 GHz		0.5	1	ps
t _{RJ2}	(Note 14)	V _{CM} = 1.2V Clock (RZ)	1.5625 GHz		0.5	1	ps
t _{TJ1}	Total Jitter (Peak to Peak Value)	V _{ID} = 350 mV	2.5 Gbps		0.04	0.11	UI _{P-P}
t _{TJ2}	(Note 16)	V _{CM} = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.07	0.15	UI _{P-P}

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t_{SKD1} , $|t_{PLHD} - t_{PHLD}|$, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13: t_{SKD2} , Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Note 14: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 15: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 16: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

DC Test Circuits




FIGURE 1. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




FIGURE 2. Differential Driver AC Test Circuit




FIGURE 3. Propagation Delay Timing Diagram




FIGURE 4. LVDS Output Transition Times





FIGURE 5. Jitter Measurements Test Circuit


Device Operation

INPUT INTERFACING


The DS25BR150 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR150 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25BR150 inputs are internally terminated with a 100Ω resistor.



Typical LVDS Driver DC-Coupled Interface to DS25BR150 Input



Typical CML Driver DC-Coupled Interface to DS25BR150 Input




Typical LVPECL Driver DC-Coupled Interface to DS25BR150 Input

8


OUTPUT INTERFACING

The DS25BR150 outputs signals are compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS25BR150 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


Typical Performance




A 2.5 Gbps NRZ PRBS-7 Output Eye Diagram V:100 mV / DIV, H:75 ps / DIV



Total Jitter as a Function of Input Amplitude




A 3.125 Gbps NRZ PRBS-7 Output Eye Diagram V:100 mV / DIV, H:50 ps / DIV



Total Jitter as a Function of Input Amplitude

10

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS25BR150TSD NS Package Number SDA08A (See AN-1187 for PCB Design and Assembly Recommendations)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

oducts	Design Support			
www.national.com/amplifiers	WEBENCH	www.national.com/webench		
www.national.com/audio	Analog University	www.national.com/AU		
www.national.com/timing	App Notes	www.national.com/appnotes		
www.national.com/adc	Distributors	www.national.com/contacts		
www.national.com/displays	Green Compliance	www.national.com/quality/green		
www.national.com/ethernet	Packaging	www.national.com/packaging		
www.national.com/interface	Quality and Reliability	www.national.com/quality		
www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
www.national.com/power	Feedback	www.national.com/feedback		
www.national.com/switchers				
www.national.com/ldo				
www.national.com/led				
www.national.com/powerwise				
www.national.com/sdi				
www.national.com/tempsensors				
www.national.com/wireless				
	www.national.com/amplifiers www.national.com/audio www.national.com/timing www.national.com/adc www.national.com/displays www.national.com/ethernet www.national.com/interface www.national.com/lvds www.national.com/power www.national.com/switchers www.national.com/ldo www.national.com/led www.national.com/powerwise www.national.com/sdi www.national.com/sdi	www.national.com/amplifiers WEBENCH www.national.com/audio Analog University www.national.com/timing App Notes www.national.com/adc Distributors www.national.com/displays Green Compliance www.national.com/ethernet Packaging www.national.com/interface Quality and Reliability www.national.com/lvds Reference Designs www.national.com/power Feedback www.national.com/switchers www.national.com/ldo www.national.com/led www.national.com/powerwise www.national.com/powerwise www.national.com/sdi www.national.com/sdi www.national.com/tempsensors		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright@ 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560