

# 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EX-CHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

## IDT74ALVCH162268

## **FEATURES:**

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- $VCC = 2.5V \pm 0.2V$
- CMOS power levels (0.4

   W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in TSSOP and TVSOP packages

## DRIVE FEATURES:

High Output Drivers: ±24mA (A port)
Balanced Output Drivers: ±12mA (B port)

# **APPLICATIONS:**

- · 3.3V high speed systems
- · 3.3V and lower voltage computing systems

## **DESCRIPTION:**


This 12-bit to 24-bit registered bus exchanger is built using advanced dual metal CMOS technology. This device is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.

The ALVCH162268 device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{\text{CLKEN}}$ ) inputs are low. The select ( $\overline{\text{SEL}}$ ) line is synchronous with CLK and selects 1B or 2B input data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables ( $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$ ). These control terminals are registered to synchronize the bus-direction changes with CLK.

The ALVCH162268 has series resistors in the device output structure of the "B" port which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12$ mA at the designated threshold levels. The "A" port has a  $\pm 24$ mA driver.

The ALVCH162268 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2004

## **PIN CONFIGURATION**



TSSOP/ TVSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-50 to +50	mA
lık	Continuous Clamp Current, VI < 0 or VI > VCC	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
Icc Iss	Continuous Current through each Vcc or GND	±100	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

# CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

#### NOTE:

1. As applicable to the device type.

# FUNCTION TABLES(1)

## **OUTPUTENABLE**

	Inputs		Outputs		
CLK	ŌĒĀ	OEB Ax 1Bx,		1Bx, 2Bx	
<b>↑</b>	Н	Н	Z	Z	
<b>↑</b>	Н	L	Z	Active	
<b>↑</b>	L	Н	Active	Z	
<b>↑</b>	L	L	Active	Active	

# A-TO-B STORAGE (OEB = L AND OEA = H)

	Inpu	ıts		Out	outs
CLKENA1	CLKENA2	CLK	Ах	1Вх	2Bx
Н	Н	Х	Χ	1B <sub>0</sub> <sup>(2)</sup>	2B <sub>0</sub> <sup>(2)</sup>
L	L	<b>↑</b>	L	L <sup>(3)</sup>	L
L	L	<b>↑</b>	Н	H <sup>(3)</sup>	Н
Х	L	<b>↑</b>	L	Х	L
Х	L	<b>↑</b>	Н	Х	Н

# FUNCTION TABLES (CONTINUED)(1)

# B-TO-A STORAGE (OEA = L AND OEA = H)

	Inputs							
CLKEN1B	CLKEN2B	CLK	SEL	1Bx	2Bx	Ax		
Н	Х	Х	Н	Χ	Х	A <sub>0</sub> <sup>(2)</sup>		
Х	Н	Х	L	Χ	Х	A <sub>0</sub> <sup>(2)</sup>		
L	Х	<b>↑</b>	Н	L	Х	L		
L	Х	1	Н	Н	Х	Н		
Х	L	<b>↑</b>	L	Х	L	L		
Х	L	1	L	Х	Н	Н		

#### NOTE:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High Impedance
  - ↑ = LOW-to-HIGH transition
- 2. Output level before the indicated steady-state input conditions were established.
- 3. Two CLK edges are needed to propagate data.

# **PIN DESCRIPTION**

Pin Names	I/O	Description
Ax (1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's address/data bus. (1)
1Bx (1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. (1)
2Bx (1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. (1)
CLK	I	Clock Input
CLKENA1	I	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	I	Clock Enable Input for the A-1B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
CLKEN1B	I	Clock Enable Input for the A-1B Register. If CLKEN1B is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
CLKEN2B	I	Clock Enable Input for the A-1B Register. If CLKEN2B is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
SEL	I	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port (Active LOW).
ŌĒĀ	Ī	Synchronous Output Enable for A Port (Active LOW)
ŌĒB	Ī	Synchronous Output Enable for A Port (Active LOW)

#### NOTE

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Co	nditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V			_	0.7	٧
		Vcc = 2.7V to 3.6V			_	0.8	
lін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	±5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	±5	μΑ
lozh	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	±10	μΑ
lozl	(3-State Output pins)		Vo = GND		_	±10	
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA	·	_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V			100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	40	μΑ
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other i	nputs at Vcc or GND	_	_	750	μΑ

#### NOTE:

# **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Co	Test Conditions		Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	Vcc = 3V VI = 2V				μΑ
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45			μΑ
IBHL			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
IBHLO							

#### NOTES:

- $1. \quad \hbox{Pins with Bus-Hold are identified in the pin description}.$
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

<sup>1.</sup> Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS (A PORT)**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	Iон = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA		0.2	V
		Vcc = 2.3V	IoL = 6mA		0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	IoL = 24mA	_	0.55	

#### NOTE:

# OUTPUT DRIVE CHARACTERISTICS (B PORT)

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -4mA	1.9	_	
			IOH = -6mA	1.7	_	
		Vcc = 2.7V	IOH = -4mA	2.2	_	
			IOH = -8mA	2	_	
		Vcc = 3V	IOH = -6mA	2.4	_	
			Iон = - 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 4mA	_	0.4	
			IoL = 6mA	_	0.55	
		Vcc = 2.7V	IoL = 4mA	_	0.4	
			IoL = 8mA	_	0.6	
		Vcc = 3V	IoL = 6mA	_	0.55	
			IoL = 12mA	_	0.8	

#### NOTE:

# OPERATING CHARACTERISTICS, TA = 25°C

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	87	120	pF
CPD	Power Dissipation Capacitance Outputs disabled		80	118	

<sup>1.</sup> VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

<sup>1.</sup> VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

# SWITCHING CHARACTERISTICS (A PORT)(1)

		Vcc = 2.	5V ± 0.2V	<b>V</b> cc	= 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		120	_	125	_	150	_	MHz
<b>t</b> PLH	Propagation Delay	1.6	5.8	_	5.4	1.7	4.8	ns
<b>t</b> PHL	CLK to Ax (1B)							
<b>t</b> PLH	Propagation Delay	1.6	5.8	_	5.3	1.8	4.8	ns
<b>t</b> PHL	CLK to Ax (2B)							
<b>t</b> PLH	Propagation Delay	2.5	7.3	_	6.5	2.4	5.8	ns
<b>t</b> PHL	CLK to Ax (SEL)							
tpzh	Output Enable Time	2	6.2	_	5.6	1.8	5.1	ns
tpzl	CLK to Ax							
tphz	Output Disable Time	2	6.5	_	5.4	2.1	5	ns
tplz	CLK to Ax							
tsu	Set-up Time, Ax data before CLK↑	4.5	_	4	_	3.4	<b>—</b>	ns
tsu	Set-up Time, SEL before CLK↑	1.4	_	1.6	_	1.3	_	ns
tsu	Set-up Time, CLKENA1 or CLKENA2 before CLK↑	3.6	_	3.4	_	2.8	_	ns
tsu	Set-up Time, OEA before CLK↑	4.2	_	3.9	_	3.2	<b>—</b>	ns
tΗ	Hold Time, Ax data after CLK ↑	0	_	0	_	0.2	_	ns
tΗ	Hold Time, SEL after CLK↑	1	_	1	_	1	_	ns
tн	Hold Time, CLKENA1 or CLKENA2 after CLK↑	0.1	_	0.1	_	0.4	l –	ns
tΗ	Hold Time, <del>OEA</del> after CLK↑	0	_	0	_	0.2	<b>—</b>	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	_	3.3	_	3.3	l –	ns
tsk(o)	Output Skew <sup>(2)</sup>	_	_	_	_	_	500	ps

# NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

# SWITCHING CHARACTERISTICS (B PORT)(1)


	•	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		120	_	125	_	150	_	MHz
<b>t</b> PLH	Propagation Delay	1.6	6.1	_	5.9	1.8	5.4	ns
tphl.	CLK to 1Bx or 2Bx							
tpzh	Output Enable Time	2.7	7.2	_	6.8	2.6	6.1	ns
tpzl	CLK to 1Bx or 2Bx							
tphz	Output Disable Time	2.8	7.2	_	6.1	2.5	5.9	ns
tplz	CLK to 1Bx or 2Bx							
tsu	Set-up Time, Bx data before CLK↑	0.8	_	1.2	_	1	_	ns
tsu	Set-up Time, CLKEN1B or CLKEN2B before CLK↑	3.2	_	3	_	2.5	_	ns
tsu	Set-up Time, OEB before CLK↑	4.2	_	3.9	_	3.2	_	ns
tн	Hold Time, Bx data after CLK ↑	1.3	_	1.2	_	1.3	_	ns
tH	Hold Time, CLKEN1B or CLKEN2B after CLK↑	0.1	_	0	_	0.5	_	ns
tн	Hold Time, OEB after CLK↑	0	_	0	_	0.2	_	ns
tsk(0)	Output Skew <sup>(2)</sup>	_	_	_	_	_	500	ps

#### **NOTES**

- 1. See TEST CIRCUITS AND WAVEFORMS. TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

# TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc <sup>(1)</sup> = 2.7V	Vcc <sup>(2)</sup> =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc / 2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|ALVC Link


Output Skew - tsk(x)

#### NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




# Propagation Delay




#### **Enable and Disable Times**

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



## ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459