


## APM86290 | Dual-Core Power™ Processor



The AppliedMicro APM86290 architecture provides the foundation for a new generation of flexible processing nodes required to satisfy the demands of intelligent all-IP networks and pervasive computing applications such as Printing and Imaging. The APM86290 architecture provides a platform whose components can play the role of various functions that operate today as single/multiple CPUs, ASICs, and/or FPGAs, for performance and power sensitive applications.

#### **Features**

- Dual-Core Power<sup>™</sup> 465 processors each with a Floating Point Unit
- 32 KB I- and 32 KB D-cache L1
- 256 KB L2 cache per processor
- · Hardware cache coherency
- DDR3 memory controller with optional ECC (72-bit)

#### **Offload Features**

- Security acceleration (optional) for IPSec, SSL, Kasumi, and publickey protocols
- · Ethernet Classification Engine
- Packet DMA
- SLIMpro acceleration / offload engine

## **Queue Manager / Traffic Manager**

- · Message passing architecture
- Manages 256 fixed size Queues

### **High-Speed Interfaces**

- Two GE ports (RGMII) with Classification and TCP/IP off-load
- One PCI Express® Gen 1/2 (x4/x1) port
- Two PCI Express® Gen 1/2 (x1) ports
- Two USB 2.0 Hosts with integrated PHYs
- One USB 2.0 OTG with integrated PHY
- Two SATA 2.0 ports

#### **Other Interfaces**

- · Local Bus (EBUS)
- · NAND Flash Controller
- LCD Controller
- Two I<sup>2</sup>C
- Four UARTs
- GPIOs
- Two SPI
- Two SDIO 3.0
- JTAG / Trace

# The Dual-Core IP Processor for Performance Applications

The APM86290 architecture offers high-end processing performance, in a low-power and cost-optimized platform for complex processing applications such as Printing and Imaging. At the heart of the APM86290 are two 1.5-GHz 465 processor cores based on Power™ Architecture with full SMP support and individual Floating Point processors. The Power cores are programmable through an industry-standard instruction set architecture (ISA). In addition, these processors are assisted by a rich set of configurable accelerators focused on packet classification, security, packet/data manipulation, and scheduling.

The APM86290 architecture introduces a unique congestion-aware and management capability to optimize its available processing resources. This allows for full use control on bandwidth and services.

Designed in 40nm bulk CMOS technology, the APM86290 offers the best-in-class cost versus processing performance in a low-power envelope.

#### **465 Processor Complex Features**

The APM86290 incorporates two high performance 465 processors. Each 465 has five independent pipelines, a 32-KB data cache and a 32-KB instruction cache (which are 64-way set associative), and an IEEE floating point unit (FPU). Each of the 465 cores has a dedicated 256KB L2 cache with hardware cache coherency that attaches to the high-performance Processor Local Bus 5 (PLB5).

## **APM86290 Key Features**

AppliedMicro delivers the best-in-class feature set for our Printing and Imaging customers.

#### **Dedicated Ethernet Offload Engine**

In order to meet the needs of very low power and all-IP networks, the APM86290 includes a dedicated Ethernet Offload Engine. The Ethernet Offload Engine is capable of doing Inline IPSec with greater than 2-Gbps line rate throughput. It also provides for Inline TCP/IP

and UDP checksums along with Energy Efficiency Ethernet capabilities (802.3az).

#### **Classification Engine**

The classification engine provides for flow, CoS, and port-based classification of data with a greater than 2-Gbps line rate throughput. It is programmable and can support IPv4, IPv6, and AppleTalk, as well as customer proprietary protocols.

#### **Queue Manager / Traffic Manager (QMTM)**

The Queue Manager / Traffic Manager is an important design consideration for the APM86290 and allows for the most efficient moving of packets/data between the processors and peripherals using a message passing architecture. This is accomplished through a central communication interface that offloads software from the routing of packets and from transaction synchronization.

The Queue Manager can be used to: centralize management of all transaction traffic, reduce communication overhead between software and hardware, and perform inter-processor message passing and work scheduling.

#### **SLIMpro - Power Management**

The APM86290 integrates a dedicated 32-bit SLIMpro acceleration processor that provides advanced capabilities such as dynamic power management and higher layer network acceleration. The SLIMpro processor leverages the APM86290 message passing architecture and other acceleration subsystems in order to provide application-specific processor offloads. It also provides advanced wake up capabilities from Deep Sleep Mode such as Wake on LAN, Wake on USB, Wake on PCIe, and Wake on Interrupts.



#### **Specifications**

#### # Power Cores / L2 Cache

2x 465 cores / 256 KB L2 cache per processor

### 465 Core Frequency

Up to 1.5 GHz

#### Performance

6000 Dhrystone 2.1 MIPS @ 1.5 GH<sub>7</sub>

#### **Typical Power Dissipation**

>10W at 1.5 GHz (estimated)

#### Junction Temperature Range

-40°C to +110°C

#### Power Supply

0.9V (CPU/SoC logic), 1.5V (DDR3), 1.8 V, 2.5 V, and

#### Signal I/Os

• 437

#### Packaging

676-pin FC-PBGA, 27mm x 27mm with 1.0mm pad pitch

## **Advanced Security Engine**

The APM86290 can deliver advanced security capabilities with the optional security engine. This security engine utilizes the QMTM for the fastest possible throughput between the 465 processor, memory, and the security engine itself. The security engine supports the following algorithms: DES, 3DES, AES, ARC-4 encryption, MD-5, SHA-1, SHA-256, and SHA-512 hashing with or without HMAC, Kasumi F8/ F9, and also includes acceleration for the following protocols: IPSec, SSL/TLS/DTLS, and SRTP/SRTCP. A true random number generator and a public key accelerator are also included.

#### **Advanced DMA**

The Packet DMA can be used to perform memory-to-memory transfers, which include the SDRAM, SRAM, PCIe, and EBUS memory spaces. Transfers can also include certain "onthe-fly" data manipulations such as: checksum generation or checking, CRC generation or checking, or XOR. The Packet DMA comprehends data packet delineation, which

DDR3

enables it to perform a comprehensive list of scatter/gather operations for packet assembly and disassembly with minimal software intervention.

#### APM86290 Partner Ecosystem

AppliedMicro's APM86290 processors are supported by an extensive Partner ecosystem of products and services from a wide range of leading suppliers, including industry standard providers of:

- Embedded operating systems
- Hardware and software development tools
- Embedded software products and services
- Board-level products
- System design services

LCD


Technical training

AppliedMicro offers an evaluation kit for product evaluation and for early software development.

PCIe x1 /

SATA 2

PCle x1





Standby Power Domain

Processor1 Power Domain



For technical support, please call 1-800-840-6055 or 858-535-6517, or email support@apm.com. AppliedMicro reserves the right to make changes to its products, its data sheets, or related documentation, without notice and warrants its products solely pursuant to its terms and conditions of sale, only to substantially comply with the latest available data sheet. Please consult AppliedMicro's Term and Conditions of Sale for its warranties and other terms, conditions and limitations. AppliedMicro may discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information is current. AppliedMicro's ones not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. AppliedMicro reserves the right to ship devices of higher grade in place of those of

1 x USB2

DATA/ADDR

DATA/ADDR

APPLIEDMICRO SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AppliedMicro and AMCC are trademarks of Applied Micro Circuits Corporation. Power and the Power logo are registered trademarks of Power.org. All other trademarks are the property

2 x USB2

Copyright © 2010 Applied Micro Circuits Corporation. All Rights Reserved. APM86290\_PB\_v1.03\_20101011vB