e2V

PC8349/E PowerQUICC II Pro Integrated Host Processor Hardware Specifications

Datasheet - Preliminary Specification

Features

- Embedded PowerPC e300 Processor Core; Operates at up to 667 MHz
 - Pd Maximum : 5W @ 667 MHz ($V_{DD} = 1.3V$), 3.6W @ 533 MHz ($V_{DD} = 1.2V$)
 - 32-Kbyte Instruction Cache, 32-Kbyte Data Cache
 - Dynamic Power Management
- Double Data Rate, DDR1/DDR2 SDRAM Memory Controller
 - 32- or 64-bit Data Interface, up to 400 MHz Data Rate
- Dual Three-speed (10/100/1000) Ethernet Controllers (TSECs)
- Dual PCI Interfaces
- Universal Serial Bus (USB) Dual Role and Multi-port Host Controller
- Local Bus Controller (LBC)
- Programmable Interrupt Controller (PIC)
- Dual Industry-standard I²C Interfaces
- DMA Controller
- DUART
- Serial Peripheral Interface (SPI) for Master or Slave

Overview

The PC8349/E PowerQUICC[™] II Pro is a next generation PowerQUICC II integrated host processor. The PC8349/E contains a PowerPC[™] processor core built on Power Architecture[™] technology with system logic for networking, storage, and general-purpose embedded applications. For functional characteristics of the processor refer to the *PC8349/E Power-QUICC*[™] II Pro Integrated Host Processor Family Reference Manual.

To locate published errata or updates for this document, refer to the PC8349/E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

Note: The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B).

See Section 22.1 "Part Numbers Fully Addressed by This Document" on page 73, for silicon revision level determination.

Screening


- Full Military Temperature Range ($T_C = -55^{\circ} C$, $T_J = +125^{\circ} C$)
- Industrial Temperature Range (T_C = -40°C, T_J = +110°C)

Visit our website: www.e2v.com for the latest version of the datasheet

1. Overview

This section provides a high-level overview of the PC8349/E features. Figure 1-1 shows the major functional units within the PC8349/E.

Figure 1-1. PC8349/E Block Diagram



Major features of the PC8349/E are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
 - High-performance, superscalar processor core
 - Floating-point, integer, load/store, system register, and branch processing units
 - 32-Kbyte instruction cache, 32-Kbyte data cache
 - Lockable portion of L1 cache
 - Dynamic power management
 - Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR1/DDR2 SDRAM memory controller
 - Programmable timing supporting DDR1 and DDR2 SDRAM
 - 32- or 64-bit data interface, up to 400 MHz data rate
 - Up to four physical banks (chip selects), each bank up to 1 Gbyte independently addressable
 - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
 - Full error checking and correction (ECC) support
 - Support for up to 16 simultaneous open pages (up to 32 pages for DDR2)

- Contiguous or discontiguous memory mapping
- Read-modify-write support
- Sleep-mode support for SDRAM self refresh
- Auto refresh
- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O for DDR1, 1.8-V SSTL2 compatible I/O for DDR2
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
 - Dual controllers designed to comply with IEEE 802.3®, 802.3u®, 820.3x®, 802.3z® 802.3ac® standards
 - Ethernet physical interfaces:
 - 1000 Mbps IEEE Std. 802.3 GMII/RGMII, IEEE Std. 802.3z TBI/RTBI, full-duplex
 - 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
 - Buffer descriptors are backward-compatible with PC8260 and PC860T 10/100 programming models
 - 9.6-Kbyte jumbo frame support
 - RMON statistics support
 - Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
 - MII management interface for control and status
 - Programmable CRC generation and checking
- Dual PCI interfaces
 - Designed to comply with PCI Specification Revision 2.3
 - Data bus width options:
 - Dual 32-bit data PCI interfaces operating at up to 66 MHz
 - Single 64-bit data PCI interface operating at up to 66 MHz
 - PCI 3.3-V compatible
 - PCI host bridge capabilities on both interfaces
 - PCI agent mode on PCI1 interface
 - PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses and support for delayed read transactions
 - Posting of processor-to-PCI and PCI-to-memory writes
 - On-chip arbitration supporting five masters on PCI1, three masters on PCI2
 - Accesses to all PCI address spaces
 - Parity supported
 - Selectable hardware-enforced coherency
 - Address translation units for address mapping between host and peripheral
 - Dual address cycle for target
 - Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):

- Public key execution unit (PKEU):
 - RSA and Diffie-Hellman algorithms
 - Programmable field size up to 2048 bits
 - Elliptic curve cryptography
 - F2m and F(p) modes
 - Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
 - DES and 3DES algorithms
 - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
 - ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric-key cipher
 - Key lengths of 128, 192, and 256 bits
 - ECB, CBC, CCM, and counter (CTR) modes
- XOR parity generation accelerator for RAID applications
- ARC four execution unit (AFEU)
 - Stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
 - SHA with 160-, 224-, or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
 - Static and/or dynamic assignment of crypto-execution units through an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
 - USB on-the-go mode with both device and host functionality
 - Complies with USB specification Rev. 2.0
 - Can operate as a stand-alone USB device
 - One upstream facing port
 - Six programmable USB endpoints
 - Can operate as a stand-alone USB host controller
 - USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
 - External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
 - Can operate as a stand-alone USB host controller
 - USB root hub with one or two downstream-facing ports

- Enhanced host controller interface (EHCI) compatible
- Complies with USB Specification Rev. 2.0
- High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- Direct connection to a high-speed device without an external hub
- External PHY with serial and low-pin count (ULPI) interfaces
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data operating at up to 133 MHz
 - Eight chip selects for eight external slaves
 - Up to eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
 - Three protocol engines on a per chip select basis:
 - General-purpose chip select machine (GPCM)
 - Three user-programmable machines (UPMs)
 - Dedicated single data rate SDRAM controller
 - Parity support
 - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
 - Functional and programming compatibility with the PC8260 interrupt controller
 - Support for 8 external and 35 internal discrete interrupt sources
 - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
 - Programmable highest priority request
 - Four groups of interrupts with programmable priority
 - External and internal interrupts directed to host processor
 - Redirects interrupts to external INTA pin in core disable mode.
 - Unique vector number for each interrupt source
- Dual industry-standard I²C interfaces
 - Two-wire interface
 - Multiple master support
 - Master or slave I²C mode support
 - On-chip digital filtering rejects spikes on the bus
 - System initialization data optionally loaded from I²C-1 EPROM by boot sequencer embedded hardware
- DMA controller
 - Four independent virtual channels
 - Concurrent execution across multiple channels with programmable bandwidth control
 - Handshaking (external control) signals for all channels: DMA_DREQ[0:3], DMA_DACK[0:3],
 DMA_DDONE[0:3]
 - All channels accessible to local core and remote PCI masters
 - Misaligned transfer capability
 - Data chaining and direct mode

- Interrupt on completed segment and chain
- DUART
 - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
 - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
 - 64 parallel I/O pins multiplexed on various chip interfaces
- System timers
 - Periodic interrupt timer
 - Real-time clock
 - Software watchdog timer
 - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1™, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

2. Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the PC8349/E. The PC8349/E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 2-1 provides the absolute maximum ratings.

Table 2-1. Absolute Maximum Ratings⁽¹⁾

Characteristic		Max Value	Unit	Notes
Core supply voltage	V _{DD}	-0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	-
PLL supply voltage	AV _{DD}	-0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	1
DDR and DDR2 DRAM I/O voltage	GV _{DD}	-0.3 to 2.75 -0.3 to 1.98	V	_
Three-speed Ethernet I/O, MII management voltage	LV _{DD}	-0.3 to 3.63	V	_
PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage	OV _{DD}	-0.3 to 3.63	V	_

Absolute Maximum Ratings⁽¹⁾ (Continued) **Table 2-1.**

Characteristic		Symbol	Max Value	Unit	Notes
	DDR DRAM signals	MV _{IN}	-0.3 to (GV _{DD} + 0.3)	V	(2)(5)
	DDR DRAM reference	MV _{REF}	-0.3 to (GV _{DD} + 0.3)	V	(2)(5)
Input voltage Three-speed Ethernet signals		LV _{IN}	-0.3 to (LV _{DD} + 0.3)	V	(4)(5)
par remage	Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	(3)(5)
	PCI	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	(6)
Storage temperature range		T _{STG}	-55 to 150	°C	-

- Notes: 1. Functional and tested operating conditions are given in Table 2-2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
 - 2. Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
 - 3. Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
 - 4. Caution: LV_{IN} must not exceed LV_{DD} by more than 0.3V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
 - 5. (M,L,O)V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2-1 on page 8
 - 6. OV_{IN} on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3 Voperation, as shown in Figure 2-2 on page 8.

2.1.2 **Power Supply Voltage Specification**

Table 2-2 provides the recommended operating conditions for the PC8349/E. Note that the values in Table 2-2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.


Table 2-2. Recommended Operating Conditions

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage for 667-MHz core frequency	V_{DD}	1.3 V ± 60 mV	V	(1)
Core supply voltage	V_{DD}	1.2 V ± 60 mV	٧	(1)
PLL supply voltage for 667-MHz core frequency	AV_DD	1.3 V ± 60 mV	٧	(1)
PLL supply voltage	AV_DD	1.2 V ± 60 mV	V	(1)
DDR and DDR2 DRAM I/O voltage	GV _{DD}	2.5 V ± 125 mV 1.8 V ± 90 mV	V	_
Three-speed Ethernet I/O supply voltage	LV _{DD1}	3.3 V ± 330 mV 2.5 V ± 125 mV	V	_
Three-speed Ethernet I/O supply voltage	LV _{DD2}	3.3 V ± 330 mV 2.5 V ± 125 mV	V	-
PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage	OV _{DD}	3.3 V ± 330 mV	V	_

1. GV_{DD} , LV_{DD} , OV_{DD} , AV_{DD} , and V_{DD} must track each other and must vary in the same direction: either in Note: the positive or negative direction.

Figure 2-1 on page 8 shows the undershoot and overshoot voltages at the interfaces of the PC8349/E.


Figure 2-1. Overshoot/Undershoot Voltage for $GV_{DD}/OV_{DD}/LV_{DD}$



Note: 1. t_{interface} refers to the clock period associated with the bus clock interface.

Figure 2-2 on page 8 shows the undershoot and overshoot voltage of the PCI interface of the PC8349/E for the 3.3-V signals, respectively.

Figure 2-2. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling



2.1.3 Output Driver Characteristics

Table 2-3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 2-3. Output Drive Capability

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	40	
PCI signals (not including PCI output clocks)	25	$OV_{DD} = 3.3 \text{ V}$
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	GV _{DD} = 2.5 V
DDR2 signal	18 36 (half strength mode)	GV _{DD} = 1.8 V
TSEC/10/100 signals	40	LV _{DD} = 2.5/3.3 V
DUART, system control, I ² C, JTAG, USB	40	OV _{DD} = 3.3 V
GPIO signals	40	$OV_{DD} = 3.3 \text{ V},$ $LV_{DD} = 2.5/3.3 \text{ V}$

2.2 Power Sequencing

PC8349/E does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as PORESET is asserted, most I/O pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert PORESET before the power supplies fully ramp up.

3. Power Characteristics

The estimated typical power dissipation for the PC8349/E device is shown in Table 3-1.

Table 3-1. PC8349/E Power Dissipation⁽¹⁾

	Core Frequency (MHz)	CSB Frequency (MHz)	Typical at T _J = 65	Typical ⁽²⁾⁽³⁾	Maximum ⁽⁴⁾	Unit
	222	333	2.0	3.0	3.2	W
	333	166	1.8	2.8	2.9	W
	400	266	2.1	3.0	3.3	W
	400	133	1.9	2.9	3.1	W
	450	300	2.3	3.2	3.5	W
TBGA	450	150	2.1	3.0	3.2	W
	500	333	2.4	3.3	3.6	W
	500	166	2.2	3.1	3.4	W
	F00	266	2.4	3.3	3.6	W
	533	133	2.2	3.1	3.4	W
	667 ⁽⁵⁾⁽⁶⁾	333	3.5	4.6	5	W

Notes:

- The values do not include I/O supply power (OV_{DD}, LV_{DD}, GV_{DD}) or AV_{DD}. For I/O power values, see Table 3-2.
- 2. Typical power is based on a voltage of V_{DD} = 1.2 V, a junction temperature of T_J = 110°C, and a Dhrystone benchmark application.
- 3. Thermal solutions may need to design to a value higher than typical power based on the end application, T_A target, and I/O power.
- 4. Maximum power is based on a voltage of V_{DD} = 1.2 V, worst case process, a junction temperature of T_J = 110° C, and an artificial smoke test.
- 5. Typical power is based on a voltage of V_{DD} = 1.3 V, a junction temperature of T_J = 110° C, and a Dhrystone benchmark application.
- 6. Maximum power is based on a voltage of V_{DD} = 1.3 V, worst case process, a junction temperature of T_J = 110° C, and an artificial smoke test.

Table 3-2 shows the estimated typical I/O power dissipation for PC8349/E.

Table 3-2.PC8349/E Typical I/O Power Dissipation

Interface	Parameter	GV _{DD} (1.8 V)	GV _{DD} (2.5 V)	OV _{DD} (3.3 V)	LV _{DD} (3.3 V)	LV _{DD} (2.5 V)	Unit	Comments
	200 MHz, 32 bits	0.31	0.42		_	-	W	-
	200 MHz, 64 bits	0.42	0.55	_	_	-	W	-
	266 MHz, 32 bits	0.35	0.5	_	_		W	-
DDD 1/0 050/ ortilination	266 MHz, 64 bits	0.47	0.66	_	_	-	W	-
DDR I/O 65% utilization 2.5 V Rs = 20Ω	300 MHz, 32 bits	0.37	0.54		_	-	W	-
$Rt = 50\Omega$	300 MHz, 64 bits	0.50	0.7	_	_	-	W	-
2 pair of clocks	333 MHz, 32 bits	0.39	0.58	-	-	-	W	-
	333 MHz, 64 bits	0.53	0.76	_	_	-	W	-
	400 MHz, 32 bits	0.44	_	_	_	-	-	-
	400 MHz, 64 bits	0.59	-	-	-	-	-	-
	33 MHz, 64 bits	_	_	0.08	_	-	W	-
	66 MHz, 64 bits	-	_	0.14	_	-	W	-
PCI I/O load = 30 pF	33 MHz, 32 bits	-	-	0.04		-	W	Multiply by 2
	66 MHz, 32 bits	_	_	0.07	_		W	if using 2ports.
	133 MHz, 32 bits	_		0.27	_		W	-
Leadhua I/Olaad OF aF	83 MHz, 32 bits	_	_	0.17	_	-	W	-
Local bus I/O load = 25 pF	66 MHz, 32 bits	-	-	0.14	_	-	W	-
	50 MHz, 32 bits	_	_	0.11	_	-	W	-
	MII	-	-	_	0.01	-	W	Multiply by
TSEC I/O load = 25 pF	GMII or TBI	_	_	_	0.06	-	W	number of interfaces
	RGMII or RTBI	-	-	_	_	0.04	W	used.
	12 MHz	-	_	0.01	_	-	W	Multiply by 2
USB	480 MHz	_	_	0.2		_	W	if using 2ports.
Other I/O		-	-	0.01	-	-	W	-

4. Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the PC8349/E.

4.1 DC Electrical Characteristics

Table 4-1 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the PC8349/E.

Table 4-1. CLKIN DC Timing Specifications

Parameter	Condition	Symbol	Min	Max	Unit
Input high voltage		V _{IH}	2.7	OV _{DD} + 0.3	V
Input low voltage	_	V _{IL}	-0.3	0.4	V
CLKIN input current	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}}$	I _{IN}	_	±10	μΑ
PCI_SYNC_IN input current	$0 V \le V_{IN} \le 0.5 V \text{ or}$ $0V_{DD} -0.5 V \le V_{IN} \le 0V_{DD}$	I _{IN}	-	±10	μΑ
PCI_SYNC_IN input current	$0.5 \text{ V} \le \text{V}_{\text{IN}} \le \text{OV}_{\text{DD}} - 0.5 \text{ V}$	I _{IN}	_	±50	μΑ

4.2 AC Electrical Characteristics

The primary clock source for the PC8349/E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 4-2 provides the clock input (CLKIN/PCI_CLK) AC timing specifications for the PC8349/E.

Table 4-2. CLKIN AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	f _{CLKIN}	_	_	66	MHz	(1)(6)
CLKIN/PCI_CLK cycle time	t _{CLKIN}	15	_	_	ns	_
CLKIN/PCI_CLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	2.3	ns	(2)
CLKIN/PCI_CLK duty cycle	t _{KHK} /t _{CLKIN}	40	_	60	%	(3)
CLKIN/PCI_CLK jitter	_	_	_	±150	ps	(4)(5)

Notes:

- 1. **Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.
- 2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter–short term and long term–and is guaranteed by design.
- 5. The CLKIN/PCI_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
- 6. Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 50 KHz modulation rate regardless of input frequency.

5. RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the PC8349/E.

5.1 RESET DC Electrical Characteristics

Table 5-1 provides the DC electrical characteristics for the RESET pins of the PC8349/E.

Table 5-1. RESET Pins DC Electrical Characteristics(1)

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V_{IH}	_	2.0	OV _{DD} +0.3	V
Input low voltage	V_{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	_	±5	μΑ
Output high voltage ⁽²⁾	V_{OH}	$I_{OH} = -8.0 \text{ mA}$	2.4	_	V
Output low voltage	V_{OL}	I _{OL} = 8.0 mA	-	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Notes: 1. This table applies for pins PORESET, HRESET, SRESET, and QUIESCE.

2. HRESET and SRESET are open drain pins, thus VOH is not relevant for those pins.

5.2 RESET AC Electrical Characteristics

Table 5-2 provides the reset initialization AC timing specifications of the PC8349/E.

 Table 5-2.
 RESET Initialization Timing Specifications

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of HRESET or SRESET (input) to activate reset flow	32		t _{PCI_SYNC_IN}	(1)
Required assertion time of PORESET with stable clock applied to CLKIN when the PC8349/E is in PCI host mode	32	-	t _{CLKIN}	(2)
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the PC8349/E is in PCI agent mode	32	-	t _{PCI_SYNC_IN}	(1)
HRESET/SRESET assertion (output)	512	-	t _{PCI_SYNC_IN}	(1)
HRESET negation to SRESET negation (output)	16	-	t _{PCI_SYNC_IN}	(1)
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the PC8349/E is in PCI host mode	4	-	t _{CLKIN}	(2)
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the PC8349/E is in PCI agent mode	4	-	t _{PCI_SYNC_IN}	(1)
Input hold time for POR configuration signals with respect to negation of HRESET	0	-	ns	-
Time for the PC8349/E to turn off POR configuration signals with respect to the assertion of HRESET	-	4	ns	(3)
Time for the PC8349/E to turn on POR configuration signals with respect to the negation of HRESET	1	_	t _{PCI_SYNC_IN}	(1)(3)

Notes: 1. tPCI_SYNC_IN is the clock period of the input clock applied to PCI_SYNC_IN. In PCI host mode, the primary clock is applied to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the PC8349/E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual.

- 2. t_{CLKIN} is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the PC8349/E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual.
- 3. POR configuration signals consist of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.

Table 5-3 lists the PLL and DLL lock times.

Table 5-3. PLL and DLL Lock Times

Parameter/Condition	Min	Max	Unit	Notes
PLL lock times	_	100	μs	
DLL lock times	7680	122,880	csb_clk cycles	(1)(2)

- 1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
- 2. The csb_clk is determined by the CLKIN and system PLL ratio. See Section 19. "Clocking" on page 59.

DDR and DDR2 SDRAM 6.

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the PC8349/E. Note that DDR SDRAM is $GV_{DD}(typ) = 2.5 \text{ V}$ and DDR2 SDRAM is $GV_{DD}(typ) = 1.8 \text{ V}$. The AC electrical specifications are the same for DDR and DRR2 SDRAM.

Note:

The information in this document is accurate for revision 3.0 silicon and later. For information on revision 1.1 silicon and earlier versions see the PC8349/E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications. See Section 22.1 "Part Numbers Fully Addressed by This Document" on page 73, for silicon revision level determination.

6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 6-1 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the PC8349/E when $GV_{DD}(typ) = 1.8V$.

Table 6-1. DDR2 SDRAM DC Electrical Characteristics for $GV_{DD}(typ) = 1.8V$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	1.71	1.89	٧	(1)
I/O reference voltage	MV_REF	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV _{DD}	٧	(2)
I/O termination voltage	V _{TT}	MV _{REF} -0.04	MV _{REF} +0.04	٧	(3)
Input high voltage	V _{IH}	MV _{REF} +0.125	GV _{DD} +0.3	٧	_
Input low voltage	V _{IL}	-0.3	MV _{REF} -0.125	٧	_
Output leakage current	I _{OZ}	-9.9	9.9	μΑ	(4)
Output high current (V _{OUT} = 1.420 V)	I _{OH}	-13.4	_	mA	_
Output low current (V _{OUT} = 0.280 V)	I _{OL}	13.4	_	mA	_

- Notes: 1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.
 - 2. MV_{REF} is expected to equal $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} cannot exceed ±2% of the DC value.
 - 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal MV_{REF} This rail should track variations in the DC level of MV_{REF}
 - 4. Output leakage is measured with all outputs disabled, 0 V ≤V_{OUT} ≤GV_{DD}.

Table 6-2 provides the DDR2 capacitance when $GV_{DD}(typ) = 1.8V$.

Table 6-2. DDR2 SDRAM Capacitance for $GV_{DD}(typ) = 1.8 \text{ V}$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}		0.5	pF	(1)

Note: 1. This parameter is sampled. $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

Table 6-3 provides the recommended operating conditions for the DDR SDRAM component(s) when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 6-3. DDR SDRAM DC Electrical Characteristics for $GV_{DD}(typ) = 2.5 \text{ V}$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	2.375	2.625	V	(1)
I/O reference voltage	MV _{REF}	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	(2)
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} +0.04	V	(3)
Input high voltage	V _{IH}	MV _{REF} + 0.18	GV _{DD} +0.3	V	_
Input low voltage	V _{IL}	-0.3	MV _{REF} -0.18	V	_
Output leakage current	I _{OZ}	-9.9	-9.9	μΑ	(4)
Output high current (VOUT = 1.95 V)	I _{OH}	-15.2	_	mA	_
Output low current (VOUT = 0.35 V)	I _{OL}	15.2	_	mA	_

Notes: 1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

- 2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed $\pm 2\%$ of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REP} This rail should track variations in the DC level of MV_{REP}
- 4. Output leakage is measured with all outputs disabled, 0 V \leq Vout \leq GV_{DD}

Table 6-4 provides the DDR capacitance when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 6-4. DDR SDRAM Capacitance for $GV_{DD}(typ) = 2.5 \text{ V}$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	CIO	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS	CDIO	-	0.5	pF	(1)

Note: 1. This parameter is sampled. $GV_{DD} = 2.5 \text{ V} \pm 0.125 \text{ V}$, f = 1 MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT} = GV_{DD}/2$

Table 6-5 provides the current draw characteristics for MV_{REF}.

Table 6-5. Current Draw Characteristics for MV_{RFF}

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Current draw for MV _{REF}	IMV_REF	_	500	μΑ	(1)

Note: 1. The voltage regulator for MV_{REF} must supply up to 500 μA current.

6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 6-6 provides the input AC timing specifications for the DDR2 SDRAM when $GV_{DD}(typ) = 1.8 \text{ V}$.

Table 6-6. DDR2 SDRAM Input AC Timing Specifications for 1.8V Interface (At Recommended Operating Conditions with GV_{DD} of 1.8 \pm 5%)

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	V_{IL}	_	MV _{REF} – 0.25	V	_
AC input high voltage	V _{IH}	MV _{REF} + 0.25	_	V	-

Table 6-7 provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 6-7. DDR SDRAM Input AC Timing Specifications for 2.5V Interface (At Recommended Operating Conditions with GV_{DD} of 2.5 \pm 5%)

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	V_{IL}	-	MV _{REF} – 0.31	V	-
AC input high voltage	V_{IH}	MV _{REF} + 0.31	_	V	-

Table 6-8 provides the input AC timing specifications for the DDR SDRAM interface.

Table 6-8. DDR and DDR2 SDRAM Input AC Timing Specifications (At Recommended Operating Conditions with GV_{DD} of (1.8 or 2.5 V) \pm 5%)

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS-MDQ/MECC/MDM	t _{CISKEW}			ps	(1)(2)
400 MHz		-600	600		(3)
333 MHz		-750	750		_
266 MHz		-750	750		_
200 MHz		-750	750		

Notes: 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- The amount of skew that can be tolerated from MDQS to a corrresponding MDQ signal is called t_{DISKEW}.
 This can be determined by the equation: t_{DISKEW} = ± (T/4 abs (t_{CISKEW})); where T is the clock period and abs (t_{CISKEW}) is the absolute value of t_{CISKEW}.
- 3. This specification applies only to the DDR interface.

Figure 6-1 on page 17 illustrates the DDR input timing diagram showing the t_{DISKEW} timing parameter.




Figure 6-1. DDR Input Timing Diagram

6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 6-9 shows the DDR and DDR2 output AC timing specifications.

Table 6-9. DDR and DDR2 SDRAM Output AC Timing Specifications (At Recommended Operating Conditions with GV_{DD} of (1.8 or 2.5 V) \pm 5%)

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
ADDR/CMD/MODT output setup with respect to MCK	t _{DDKHAS}			ns	(3)
400 MHz		1.95	-		
333 MHz		2.40	-		
266 MHz		3.15	-		
200 MHz		4.20	-		
ADDR/CMD/MODT output hold with respect to MCK	t _{DDKHAX}			ns	(3)
400 MHz		1.95	-		
333 MHz		2.40	-		
266 MHz		3.15	-		
200 MHz		4.20	-		
MCS(n) output setup with respect to MCK	t _{DDKHCS}			ns	(3)
400 MHz		1.95	-		
333 MHz		2.40	-		
266 MHz		3.15	-		
200 MHz		4.20	_		
MCS(n) output hold with respect to MCK	t _{DDKHCX}			ns	(3)
400 MHz		1.95	-		

Table 6-9. DDR and DDR2 SDRAM Output AC Timing Specifications (At Recommended Operating Conditions with GV_{DD} of (1.8 or 2.5 V) \pm 5%) (Continued)

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
333 MHz		2.40	-		
266 MHz		3.15	-		
200 MHz		4.20	_		
MCK to MDQS Skew	t _{DDKHMH}	-0.6	0.6	ns	(4)
MDQ/MECC/MDM output setup with respect to MDQS	t _{DDKHDS} , t _{DDKLDS}			ps	(5)
400 MHz		700	_		
333 MHz		775	-		
266 MHz		1100	-		
200 MHz		1200	-		
MDQ/MECC/MDM output hold with respect to MDQS	t _{DDKHDX} , t _{DDKLDX}			ps	(5)
400 MHz		700	_		
333 MHz		900	-		
266 MHz		1100	-		
200 MHz		1200	_		
MDQS preamble start	t _{DDKHMP}	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	(6)
MDQS epilogue end	t _{DDKHME}	-0.6	0.6	ns	(6)

- Notes: 1. The symbols for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 - 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
 - ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
 - 4. t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through control of the DQSS override bits in the TIMING_CFG_2 registerand is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the PC8349/E PowerQUICC II Pro Integrated Host Processor Family Reference Manual for the timing modifications enabled by use of these bits.
 - 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
 - 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t DDKHMP follows the symbol conventions described in note 1.

Figure 6-2 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).

Figure 6-2. Timing Diagram for t_{DDKHMH}




Figure 6-3 shows the DDR SDRAM output timing diagram.

Figure 6-3. DDR SDRAM Output Timing Diagram





Figure 6-4 provides the AC test load for the DDR bus.

Figure 6-4. DDR AC Test Load



7. **DUART**

This section describes the DC and AC electrical specifications for the DUART interface of the PC8349/E.

7.1 **DUART DC Electrical Characteristics**

Table 7-1 provides the DC electrical characteristics for the DUART interface of the PC8349/E.

DUART DC Electrical Characteristics Table 7-1.

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	$OV_{DD} + 0.3$	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current (0.8 V ≤ V _{IN} ≤ 2 V)	I _{IN}	_	±5	μΑ
High-level output voltage, I _{OH} = -100 μA	V _{OH}	OV _{DD} - 0.2	-	V
Low-level output voltage, I _{OL} = 100 μA	V _{OL}	_	0.2	V

7.2 **DUART AC Electrical Specifications**

Table 7-2 provides the AC timing parameters for the DUART interface of the PC8349/E.

Table 7-2. **DUART AC Electrical Characteristics**

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	
Maximum baud rate	> 1,000,000	baud	(1)
Oversample rate	16	_	(2)

- Notes: 1. Actual attainable baud rate will be limited by the latency of interrupt processing.
 - 2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8. **Ethernet: Three-Speed Ethernet, MII Management**

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

8.1 Three-Speed Ethernet Controller (TSEC) – GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3 "Ethernet Management Interface Electrical Characteristics" on page 29.

8.1.1 TSEC DC Electrical Characteristics

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 8-1 and Table 8-2. The RGMII and RTBI signals in Table 8-2 are based on a 2.5V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 8-1. GMII/TBI and MII DC Electrical Characteristics

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage 3.3 V	LV _{DD} ⁽²⁾	_		2.97	3.63	V
Output high voltage	V _{OH}	$I_{OH} = -4.0 \text{ mA}$	$LV_{DD} = Min$	2.40	LV _{DD} +0.3	٧
Output low voltage	V _{OL}	I _{OL} = 4.0 mA	$LV_{DD} = Min$	GND	0.50	V
Input high voltage	V _{IH}	_	_	2.0	LV _{DD} +0.3	٧
Input low voltage	V _{IL}	_	_	-0.3	0.90	٧
Input high current	I _{IH}	$V_{IN}^{(1)} = LV_{DD}$		_	40	μΑ
Input low current	I _{IL}	V _{IN} ⁽¹⁾ =	= GND	-600	_	μΑ

Notes: 1. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 2-1 on page 6 and Table 2-2 on page 7.

2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the OV_{DD} supply.

Table 8-2. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage 2.5 V	LV_DD	_		2.37	2.63	V
Output high voltage	V _{OH}	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = Min$	2.00	LV _{DD} +0.3	V
Output low voltage	V _{OL}	$I_{OL} = 1.0 \text{ mA}$ $LV_{DD} = Min$		GND-0.3	0.40	V
Input high voltage	V_{IH}	_	$LV_{DD} = Min$	1.7	LV _{DD} +0.3	٧
Input low voltage	V _{IL}	_	$LV_{DD} = Min$	-0.3	0.70	V
Input high current	I _{IH}	$V_{IN}^{(1)} = LV_{DD}$		_	10	μΑ
Input low current	I _{IL}	$V_{IN}^{(1)} = GND$		-15	_	μΑ

Note: 1. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 2-1 on page 6 and Table 2-2 on page 7.

8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

8.2.1 GMII Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

8.2.1.1 GMII Transmit AC Timing Specifications

Table 8-3 provides the GMII transmit AC timing specifications.


Table 8-3. GMII Transmit AC Timing Specifications (At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
GTX_CLK clock period	t _{GTX}		8.0	-	ns
GTX_CLK duty cycle	t _{GTXH} /t _{GTX}	43.75	_	56.25	%
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t _{GTKHDX}	0.5	_	5.0	ns
GTX_CLK clock rise time, V _{IL} (min) to V _{IH} (max)	t _{GTXR}		_	1.0	ns
GTX_CLK clock fall time, V _{IH} (max) to V _{IL} (min)	t _{GTXF}	_	_	1.0	ns
GTX_CLK125 clock period	t _{G125} (2)	_	8.0	_	ns
GTX_CLK125 reference clock duty cycle measured at LV _{DD} /2	t _{G125H} /t _{G125}	45	_	55	%

- Notes: 1. The symbols for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{GTKHDV} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 2. This symbol represents the external GTX_CLK125 signal and does not follow the original symbol naming convention.

Figure 8-1 shows the GMII transmit AC timing diagram.

Figure 8-1. GMII Transmit AC Timing Diagram



8.2.1.2 GMII Receive AC Timing Specifications

Table 8-4 provides the GMII receive AC timing specifications.


Table 8-4. GMII Receive AC Timing Specifications (At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
RX_CLK clock period	t _{GRX}		8.0	_	ns
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	40	ı	60	%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	-	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0.5	-	_	ns
RX_CLK clock rise, V _{IL} (min) to V _{IH} (max)	t _{GRXR}	1	-	1.0	ns
RX_CLK clock fall time, V _{IH} (max) to V _{IL} (min)	t _{GRXF}	-		1.0	ns

Notes: 1. The symbols for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-2 shows the GMII receive AC timing diagram.

Figure 8-2. GMII Receive AC Timing Diagram



8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 8-5 provides the MII transmit AC timing specifications.

Table 8-5. MII Transmit AC Timing Specifications (At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)


Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX}		400	_	ns
TX_CLK clock period 100 Mbps	t _{MTX}	_	40	_	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns
TX_CLK data clock rise V _{IL} (min) to V _{IH} (max)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall V _{IH} (max) to V _{IL} (min)	t _{MTXF}	1.0	_	4.0	ns

Note:

1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter:

Figure 8-3 shows the MII transmit AC timing diagram.

Figure 8-3. MII Transmit AC Timing Diagram



8.2.2.2 MII Receive AC Timing Specifications

Table 8-6 provides the MII receive AC timing specifications.

Table 8-6. MII Receive AC Timing Specifications (At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t _{MRX}		400	_	ns
RX_CLK clock period 100 Mbps	t _{MRX}	_	40	_	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns
RX_CLK clock rise $V_{\rm IL}({\rm min})$ to $V_{\rm IH}({\rm max})$	t _{MRXR}	1.0	_	4.0	ns
RX_CLK clock fall time V _{IH} (max) to V _{IL} (min)	t _{MRXF}	1.0	_	4.0	ns

Note: 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular functionl. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-4 provides the AC test load for TSEC.

Figure 8-4. TSEC AC Test Load





Figure 8-5 shows the MII receive AC timing diagram.

Figure 8-5. MII Receive AC Timing Diagram



8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.3.1 TBI Transmit AC Timing Specifications

Table 8-7 provides the TBI transmit AC timing specifications.

Table 8-7. TBI Transmit AC Timing Specifications (At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)


Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
GTX_CLK clock period	t _{TTX}	_	8.0	_	ns
GTX_CLK duty cycle	t _{TTXH} /t _{TTX}	40	_	60	%
GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay	t _{TTKHDX}	1.0	_	5.0	ns
GTX_CLK clock rise, V _{IL} (min) to V _{IH} (max)	t _{TTXR}	_	_	1.0	ns
GTX_CLK clock fall time, V _{IH} (max) to V _{IL} (min)	t _{TTXF}	_	_	1.0	ns
GTX_CLK125 reference clock period	t _{G125} (2)	_	8.0	_	ns
GTX_CLK125 reference clock duty cycle	t _{G125H} /t _{G125}	45	_	55	ns

- Notes:

 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.

Figure 8-6 shows the TBI transmit AC timing diagram.

Figure 8-6. TBI Transmit AC Timing Diagram



8.2.3.2 TBI Receive AC Timing Specifications

Table 8-8 provides the TBI receive AC timing specifications.


Table 8-8. TBI Receive AC Timing Specifications(At Recommended Operating Conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
PMA_RX_CLK clock period	t _{TRX}		16.0		ns
PMA_RX_CLK skew	t _{SKTRX}	7.5		8.5	ns
RX_CLK duty cycle	t _{TRXH} /t _{TRX}	40	_	60	%
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK	t _{TRDVKH} (2)	2.5	_	_	ns
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK	t _{TRDXKH} (2)	1.5	_	_	ns
RX_CLK clock rise time V _{IL} (min) to V _{IH} (max)	t _{TRXR}	0.7	_	2.4	ns
RX_CLK clock fall time V _{IH} (max) to V _{IL} (min)	t _{TRXF}	0.7	_	2.4	ns

- Notes: 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
 - 2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

Figure 8-7 shows the TBI receive AC timing diagram.

Figure 8-7. TBI Receive AC Timing Diagram



8.2.4 RGMII and RTBI AC Timing Specifications

Table 8-9 presents the RGMII and RTBI AC timing specifications.

Table 8-9. RGMII and RTBI AC Timing Specifications (At Recommended Operating Conditions with LV_{DD} of 2.5 V \pm 5%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)	t _{SKRGT}	-0.5		0.5	ns
Data to clock input skew (at receiver) ⁽²⁾	t _{SKRGT}	1.0	_	2.8	ns
Clock cycle duration ⁽³⁾	t _{RGT}	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T ⁽⁴⁾⁽⁵⁾	t _{RGTH} /t _{RGT}	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX ⁽³⁾⁽⁵⁾	t _{RGTH} /t _{RGT}	40	50	60	%
Rise time (20%–80%)	t _{RGTR}	_		0.75	ns
Fall time (20%–80%)	t _{RGTF}	_	_	0.75	ns
GTX_CLK125 reference clock period	t _{G12} (6)	_	8.0	_	ns
GTX_CLK125 reference clock duty cycle	t _{G125H} /t _{G125}	47	_	53	%

Notes

- In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII
 and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Also, the
 notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the
 subscript is SK followed by the clock being skewed (RGT).
- 2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{BGT} of the lowest speed transitioned.
- 5. Duty cycle reference is $LV_{DD}/2$.
- This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.

 $\mathsf{t}_{\mathsf{RGT}}$ t_{RGTH} GTX_CLK (At Transmitter) t_{SKRGT} TXD[8:5][3:0] TXD[8:5 TXD[3:0] TXD[7:4 TXD[7:4][3:0] TXD[9] TXD[4] TX_CTL - t_{SKRGT} TX_CLK (At PHY) RXD[8:5][3:0] RXD[8:5 RXD[3:0] RXD[7:4 RXD[7:4][3:0] t_{SKRGT} RXD[4] RXD[9] RX_CTL t_{SKRGT}

Figure 8-8 shows the RBMII and RTBI AC timing and multiplexing diagrams.

RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 **Ethernet Management Interface Electrical Characteristics**

RX CLK (At PHY)

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1 "Three-Speed Ethernet Controller (TSEC) -GMII/MII/TBI/RGMII/RTBI Electrical Characteristics" on page 20.

MII Management DC Electrical Characteristics 8.3.1

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 8-10 and Table 8-11.

Table 8-10. MII Management DC Electrical Characteristics Powered at 2.5 V

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (2.5 V)	LV _{DD}			2.37	2.63	V
Output high voltage	V _{OH}	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = Min$	2.00	LV _{DD} +0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	$LV_{DD} = Min$	GND-0.3	0.40	V
Input high voltage	V _{IH}	_	$LV_{DD} = Min$	1.7	_	V
Input low voltage	V _{IL}	_	LV _{DD} = Min	-0.3	0.70	V
Input high current	I _{IH}	$V_{IN}^{(1)} = LV_{DD}$	_		10	μΑ
Input low current	I _{IL}	$V_{IN} = LV_{DD}$	-15		-	μΑ

Note: 1. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 2-1 on page 6 and Table 2-2 on page 7.

Table 8-11. MII Management DC Electrical Characteristics Powered at 3.3 V

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (3.3 V)	L_{VDD}	-	_		3.63	V
Output high voltage	V_{OH}	$I_{OH} = -1.0 \text{ mA}$	$I_{OH} = -1.0 \text{ mA}$ $LV_{DD} = Min$		LV _{DD} +0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	$I_{OL} = 1.0 \text{ mA}$ $LV_{DD} = Min$		0.50	V
Input high voltage	V _{IH}	-	_	2.00	-	V
Input low voltage	V _{IL}	-	-	_	0.80	V
Input high current	I _{IH}	$LV_{DD} = Max$ $V_{IN}^{(1)} = 2.1 \text{ V}$		_	40	μΑ
Input low current	I _{IL}	LV _{DD} = Max			_	μA

Note:

8.3.2 MII Management AC Electrical Specifications

Table 8-12 provides the MII management AC timing specifications.

Table 8-12. MII Management AC Timing Specifications (At Recommended Operating Conditions with LV_{DD} is 3.3 V \pm 10% or 2.5 V \pm 5%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	-	2.5	-	MHz	(2)
MDC period	t _{MDC}	-	400	-	ns	-
MDC clock pulse width high	t _{MDCH}	32	-	-	ns	_
MDC to MDIO delay	t _{MDKHDX}	10	-	170	ns	(3)
MDIO to MDC setup time	t _{MDDVKH}	5	-	-	ns	_
MDIO to MDC hold time	t _{MDDXKH}	0	-	-	ns	-
MDC rise time	t _{MDCR}	_	-	10	ns	-
MDC fall time	t _{MDHF}	-	_	10	ns	-


Notes:

- 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for a csb_clk of 333 MHz, the delay is 58 ns).

The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 2-1 on page 6 and Table 2-2 on page 7.

Figure 8-9 shows the MII management AC timing diagram.

Figure 8-9. MII Management Interface Timing Diagram



9. USB

This section provides the AC and DC electrical specifications for the USB interface of the PC8349/E.

9.1 USB DC Electrical Characteristics

Table 9-1 provides the DC electrical characteristics for the USB interface.

Table 9-1. USB DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	_	±5	μΑ
High-level output voltage, $I_{OH} = -100 \mu A$	V _{OH}	OV _{DD} -0.2	_	V
Low-level output voltage, I _{OL} = 100 μA	V _{OL}	_	0.2	V

9.2 USB AC Electrical Specifications

Table 9-2 describes the general timing parameters of the USB interface of the PC8349/E.

 Table 9-2.
 USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
USB clock cycle time	t _{USCK}	15	_	ns	(2)(5)
Input setup to USB clock: all inputs	t _{USIVKH}	4	_	ns	(2)(5)
Input hold to USB clock: all inputs	t _{USIXKH}	1	-	ns	(2)(5)
USB clock to output valid: all outputs	t _{USKHOV}	_	7	ns	(2)(5)
Output hold from USB clock: all outputs	t _{uskhox}	2	_	ns	(2)(5)

Notes:

1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to USB clock.
- 3. All signals are measured from $OV_{DD}/2$ of the rising edge of the USB clock to 0.4 \times OV_{DD} of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Figure 9-1 and Figure 9-2 provide the AC test load and signals for the USB, respectively.

Figure 9-1. USB AC Test Load





Figure 9-2. USB Signals



10. Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the PC8349/E.

10.1 Local Bus DC Electrical Characteristics

Table 10-1 provides the DC electrical characteristics for the local bus interface.

Table 10-1. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	$OV_{DD} + 0.3$	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	_	±5	μΑ
High-level output voltage, $I_{OH} = -100 \mu A$	V _{OH}	OV _{DD} -0.2	ı	V
Low-level output voltage, $I_{OL} = 100 \mu A$	V _{OL}	_	0.2	V

10.2 Local Bus AC Electrical Specification

Table 10-2 and Table 10-3 describe the general timing parameters of the local bus interface of the PC8349/E.

Table 10-2. Local Bus General Timing Parameters: DLL On

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	_	ns	(2)
Input setup to local bus clock (except LUPWAIT)	t _{LBIVKH1}	1.5	-	ns	(3)(4)
LUPWAIT input setup to local bus clock	t _{LBIVKH2}	2.2	-	ns	(3)(4)
Input hold from local bus clock (except LUPWAIT)	t _{LBIXKH1}	1.0	-	ns	(3)(4)
LUPWAIT Input hold from local bus clock	t _{LBIXKH2}	1.0	_	ns	(3)(4)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT1}	1.5	_	ns	(5)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT2}	3	_	ns	(6)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT3}	2.5	_	ns	(7)
Local bus clock to LALE rise	t _{LBKHLR}	_	4.5	ns	_
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKHOV1}	_	4.5	ns	_
Local bus clock to data valid for LAD/LDP	t _{LBKHOV2}	_	4.5	ns	(3)
Local bus clock to address valid for LAD	t _{LBKHOV3}	_	4.5	ns	(3)
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKHOX1}	1	_	ns	(3)
Output hold from local bus clock for LAD/LDP	t _{LBKHOX2}	1	_	ns	(3)
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	_	3.8	ns	(8)

- Notes: 1. The symbols for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)}$ for outputs. For example, $t_{LBIXKH1}$ symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
 - 2. All timings are in reference to the rising edge of LSYNC_IN.
 - 3. All signals are measured from $OV_{DD}/2$ of the rising edge of LSYNC_IN to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
 - 4. Input timings are measured at the pin.
 - 5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
 - 6. t_{I BOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
 - 7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
 - 8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 10-3. Local Bus General Timing Parameters: DLL Bypass⁽⁹⁾

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	15	_	ns	(2)
Input setup to local bus clock	t _{LBIVKH}	7	_	ns	(3)(4)
Input hold from local bus clock	t _{LBIXKH}	1.0	_	ns	(3)(4)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT1}	1.5	_	ns	(5)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT2}	3	_	ns	(6)
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT3}	2.5	_	ns	(7)
Local bus clock to output valid	t _{LBKLOV}	_	3	ns	(3)
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	_	4	ns	(8)

Notes:

- 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from $OV_{DD}/2$ of the rising/falling edge of LCLK0 to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- t_{LBOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
- 7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 10-1 provides the AC test load for the local bus.

Figure 10-1. Local Bus AC Test Load




Figure 10-2 through Figure 10-7 on page 38 show the local bus signals.

Figure 10-2. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)





Figure 10-3. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)







Figure 10-4. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)

Figure 10-5. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)






Figure 10-6. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)




Figure 10-7. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

11. JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the PC8349/E

11.1 JTAG DC Electrical Characteristics

Table 11-1 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the PC8349/E.

Table 11-1. JTAG Interface DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	_	$OV_{DD}-0.3$	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	_	±5	μΑ
Output high voltage	V _{OH}	$I_{OH} = -8.0 \text{ mA}$	2.4	_	V
Output low voltage	V _{OL}	$I_{OL} = 8.0 \text{ mA}$	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the PC8349/E. Table 11-2 provides the JTAG AC timing specifications as defined in Figure 11-2 on page 40 through Figure 11-5 on page 41...

Table 11-2. JTAG AC Timing Specifications (Independent of CLKIN)⁽¹⁾
At Recommended Operating Conditions (see Table 2-2 on page 7)

Parameter	Symbol ⁽²⁾	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f_{JTG}	0	33.3	MHz	_
JTAG external clock cycle time	t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4V	t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times	$t_{\rm JTGR},t_{\rm JTGF}$	0	2	ns	_
TRST assert time	t _{TRST}	25	_	ns	(3)
Input setup times: - Boundary-scan data - TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 4	- -	ns	(4)
Input hold times: - Boundary-scan data - TMS, TDI	t _{ЈТДХКН} t _{ЈТІХКН}	10 10	- -	ns	(4)
Valid times: - Boundary-scan data - TDO	t _{JTKLDV} t _{JTKLOV}	2 2	11 11	ns	(5)
Output hold times: - Boundary-scan data - TDO	t _{JTKLDX} t _{JTKLOX}	2 2	- -	ns	(5)
JTAG external clock to output high impedance: - Boundary-scan data - TDO	t _{JTKLDZ} t _{JTKLOZ}	2 2	19 9	ns	(5)(6)

Notes

- All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question.
 The output timings are measured at the pins. All output timings assume a purely resistive 50Ω load (see Figure 9-1 on page 32). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)} for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK}.
- 6. Guaranteed by design and characterization.

Figure 11-1 provides the AC test load for TDO and the boundary-scan outputs of the PC8349/E.

Figure 11-1. AC Test Load for the JTAG Interface




Figure 11-2 provides the JTAG clock input timing diagram.

Figure 11-2. JTAG Clock Input Timing Diagram




Figure 11-3 provides the TRST timing diagram.

Figure 11-3. TRST Timing Diagram




Figure 11-4 provides the boundary-scan timing diagram.

Figure 11-4. Boundary-Scan Timing Diagram





Figure 11-5 provides the test access port timing diagram.

Figure 11-5. Test Access Port Timing Diagram



12. I²C

This section describes the DC and AC electrical characteristics for the I2C interface of the PC8349/E.

12.1 I²C DC Electrical Characteristics

Table 12-1 provides the DC electrical characteristics for the I²C interface of the PC8349/E.

Table 12-1. I^2C DC Electrical Characteristics (At Recommended Operating Conditions with OV_{DD} of 3.3 V \pm 10%)

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V _{IH}	$0.7 \times \text{OV}_{\text{DD}}$	OV _{DD} +0.3	V	
Input low voltage level	V _{IL}	-0.3	$0.3 \times \text{OV}_{\text{DD}}$	V	
Low level output voltage	V _{OL}	0	$0.2 \times OV_{DD}$	V	(1)
Output fall time from $V_{\rm IH}({\rm min})$ to $V_{\rm IL}({\rm max})$ with a bus capacitance from 10 to 400 pF	t _{I2KLKV}	20 + 0.1 × CB	250	ns	(2)
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	(3)
Input current each I/O pin (input voltage is between $0.1 \times \text{OV}_{\text{DD}}$ and $0.9 \times \text{OV}_{\text{DD}}(\text{max})$	I _I	-10	10	μΑ	(4)
Capacitance for each I/O pin	Cı	-	10	pF	

Notes: 1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2. CB = capacitance of one bus line in pF.
- 3. Refer to the PC8349/E Integrated Host Processor Family Reference Manual, for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if $\mbox{OV}_{\mbox{\scriptsize DD}}$ is switched off.

I²C AC Electrical Specifications

Table 12-2 provides the AC timing parameters for the I²C interface of the PC8349/E. Note that all values refer to V_{IH}(min) and V_{II} (max) levels (see Table 12-1 on page 41).

I²C AC Electrical Specifications Table 12-2.

Parameter	Symbol ⁽¹⁾	Min	Max	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL}	1.3	1	μs
High period of the SCL clock	t _{I2CH}	0.6	ı	μs
Setup time for a repeated START condition	t _{l2SVKH}	0.6	-	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{l2SXKL}	0.6	-	μs
Data setup time	t _{I2DVKH}	100	-	ns
Data hold time:CBUS compatible masters I ² C bus devices	t _{l2DXKL}	-0 ⁽²⁾	-0.9 ⁽³⁾	μs
Fall time of both SDA and SCL signals ⁽⁵⁾	t _{l2CF}	-	300	ns
Setup time for STOP condition	t _{I2PVKH}	0.6	-	μs
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	VNL	0.1 × OV _{DD}	-	V
Noise margin at the HIGH level for each connected device (including hysteresis)	VNH	$0.2 \times \text{OV}_{\text{DD}}$	-	V

- Notes: 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)} for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKI} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I^2C timing (I2) for the time that the data with respect to the stop condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 2. PC8349/E provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
 - The maximum t_{I2DVKH} must be met only if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
 - 4. CB = capacitance of one bus line in pF.
 - 5. The PC8349/E does not follow the "I2C-BUS Specifications" version 2.1 regarding the t_{I2CF} AC parameter.

Figure 12-1 provides the AC test load for the I²C.

Figure 12-1. I²C AC Test Load





Figure 12-2 shows the AC timing diagram for the I²C bus.

Figure 12-2. I²C Bus AC Timing Diagram



13. PCI

This section describes the DC and AC electrical specifications for the PCI bus of the PC8349/E.

13.1 PCI DC Electrical Characteristics

Table 13-1 provides the DC electrical characteristics for the PCI interface of the PC8349/E.

Table 13-1. PCI DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	V _{IH}	$V_{OUT} \ge V_{OH}$ (min) or	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	V _{OUT} ≤ V _{OL} (max)	-0.3	0.8	V
Input current	I _{IN}	$V_{IN}^{(1)} = 0 \text{ V or } V_{IN} = OV_{DD}$	-	±5	μΑ
High-level output voltage	V _{OH}	$OV_{DD} = min,$ $I_{OH} = -100 \mu A$	OV _{DD} -0.2	_	V
Low-level output voltage	V _{OL}	$OV_{DD} = min,$ $I_{OL} = 100 \mu A$	_	0.2	V

Note: 1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 2-1 on page 6.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the PC8349/E. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the PC8349/E is configured as a host or agent device. Table 13-2 provides the PCI AC timing specifications at 66 MHz.

Table 13-2. PCI AC Timing Specifications at 66 MHz⁽¹⁾

Parameter	Symbol ⁽²⁾	Min	Max	Unit	Notes
Clock to output valid	t _{PCKHOV}	-	6.0	ns	(3)
Output hold from clock	t _{PCKHOX}	1	_	ns	(3)
Clock to output high impedance	t _{PCKHOZ}	_	14	ns	(3)(4)
Input setup to clock	t _{PCIVKH}	3.0	_	ns	(3)(5)
Input hold from clock	t _{PCIXKH}	0	_	ns	(3)(5)
REQ64 to PORESET setup time	t _{PCRVRH}	5	_	clocks	(6)
PORESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	(6)

- Notes: 1. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.
 - 2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tsys, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
 - 3. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
 - 4. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
 - 5. Input timings are measured at the pin.
 - 6. The setup and hold time is with respect to the rising edge of PORESET.

Table 13-3 provides the PCI AC timing specifications at 33 MHz.

Table 13-3. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Clock to output valid	t _{PCKHOV}	-	11	ns	(2)
Output hold from clock	t _{PCKHOX}	2	-	ns	(2)
Clock to output high impedance	t _{PCKHOZ}	-	14	ns	(2)(3)
Input setup to clock	t _{PCIVKH}	3.0	-	ns	(2)(4)
Input hold from clock	t _{PCIXKH}	0	-	ns	(2)(4)
REQ64 to PORESET setup time	t _{PCRVRH}	5	_	clocks	(5)
PORESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	(5)

Notes: 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tsys, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.
- 5. The setup and hold time is with respect to the rising edge of PORESET.

Figure 13-1 provides the AC test load for PCI.

Figure 13-1. PCI AC Test Load




Figure 13-2 shows the PCI input AC timing diagram.

Figure 13-2. PCI Input AC Timing Diagram





Figure 13-3 shows the PCI output AC timing diagram.

Figure 13-3. PCI Output AC Timing Diagram



14. Timers

This section describes the DC and AC electrical specifications for the timers.

14.1 Timer DC Electrical Characteristics

Table 14-1 provides the DC electrical characteristics for the PC8349/E timer pins, including TIN, TOUT, TGATE, and RTC CLK.

Table 14-1. Timer DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	-	2.0	OV _{DD} +0.3	V
Input low voltage	V _{IL}	-	-0.3	0.8	V
Input current	I _{IN}	_	_	±5	μΑ
Output high voltage	V _{OH}	$I_{OH} = -8.0 \text{ mA}$	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

14.2 Timer AC Timing Specifications

Table 14-2 provides the timer input and output AC timing specifications.

Table 14-2. Timers Input AC Timing Specifications⁽¹⁾

Characteristic	Symbol ⁽²⁾	Min	Unit
Timers inputs-minimum pulse width	t _{TIWID}	20	ns

Notes: 1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation.

15. GPIO

This section describes the DC and AC electrical specifications for the GPIO.

15.1 GPIO DC Electrical Characteristics

Table 15-1 provides the DC electrical characteristics for the PC8349/E GPIO.

Table 15-1. GPIO DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Min Max	
Input high voltage	V _{IH}	_	2.0	OV _{DD} +0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	_	±5	μΑ
Output high voltage	V _{OH}	$I_{OH} = -8.0 \text{ mA}$	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

15.2 GPIO AC Timing Specifications

Table 15-2 provides the GPIO input and output AC timing specifications.

GPIO Input AC Timing Specifications⁽¹⁾ Table 15-2.

Characteristic	Symbol ⁽²⁾	Min	Unit	
GPIO inputs – minimum pulse width	t _{PIWID}	20	ns	

Notes:

- 1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least t_{PIWID} ns to ensure proper operation.

16. IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

IPIC DC Electrical Characteristics 16.1

Table 16-1 provides the DC electrical characteristics for the external interrupt pins.

IPIC DC Electrical Characteristics1

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}	_	2.0	OV _{DD} +0.3	V	_
Input low voltage	V_{IL}	_	-0.3	0.8	V	_
Input current	I _{IN}	_	_	±5	μΑ	_
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V	2
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V	2

- Notes: 1. This table applies for pins IRQ[0:7], IRQ_OUT, and MCP_OUT.
 - 2. IRQ_OUT and MCP_OUT are open-drain pins; thus VOH is not relevant for those pins.

16.2 IPIC AC Timing Specifications

Table 16-2 provides the IPIC input and output AC timing specifications.

IPIC Input AC Timing Specifications⁽¹⁾ Table 16-2.

Characteristic	Symbol ⁽²⁾	Min	Unit
IPIC inputs-minimum pulse width	t _{PICWID}	20	ns

Notes:

- 1. Input specifications are measured at the 50 percent level of the IPIC input signals. Timings are measured at the pin.
- 2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least t_{PICWID} ns to ensure proper operation in edge triggered mode.

17. SPI

This section describes the SPI DC and AC electrical specifications.

17.1 SPI DC Electrical Characteristics

Table 17-1 provides the SPI DC electrical characteristics.

Table 17-1. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	_	2.0	OV _{DD} +0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	_	±5	μΑ
Output high voltage	V _{OH}	$I_{OH} = -8.0 \text{ mA}$	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

17.2 SPI AC Timing Specifications

Table 17-2 provides the SPI input and output AC timing specifications.

Table 17-2. SPI AC Timing Specifications⁽¹⁾

Characteristic	Symbol ⁽²⁾	Min	Max	Unit
SPI outputs valid-Master mode (internal clock) delay	t _{NIKHOV}	_	6	ns
SPI outputs hold-Master mode (internal clock) delay	t _{NIKHOX}	0.5	_	ns
SPI outputs valid-Slave mode (external clock) delay	t _{NEKHOV}	_	8	ns
SPI outputs hold-Slave mode (external clock) delay	t _{NEKHOX}	2	_	ns
SPI inputs-Master mode (internal clock input setup time	t _{NIIVKH}	4	_	ns
SPI inputs-Master mode (internal clock input hold time	t _{NIIXKH}	0	_	ns
SPI inputs–Slave mode (external clock) input setup time	t _{NEIVKH}	4	_	ns
SPI inputs-Slave mode (external clock) input hold time	t _{NEIXKH}	2	_	ns

Notes: 1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, tNIKHOX symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Figure 17-1 provides the AC test load for the SPI.

Figure 17-1. SPI AC Test Load




Figure 17-2 and Figure 17-3 on page 49 represent the AC timings from Table 17-2. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 17-2 shows the SPI timings in slave mode (external clock).

Figure 17-2. SPI AC Timing in Slave Mode (External Clock) Diagram





Figure 17-3 shows the SPI timings in master mode (internal clock).

Figure 17-3. SPI AC Timing in Master Mode (Internal Clock) Diagram



18. Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The PC8349/E is available in a tape ball grid array (TBGA). See Section 18.1 "Package Parameters for the PC8349/E TBGA" on page 49 and Section 18.2 "Mechanical Dimensions for the PC8349/E TBGA" on page 50.

18.1 Package Parameters for the PC8349/E TBGA

The package parameters are provided in the following list. The package type is 35 mm \times 35 mm, 672 tape ball grid array (TBGA).

Package outline $35 \text{ mm} \times 35 \text{ mm}$

Interconnects 672

Pitch 1.00 mm Module height (typical) 1.46 mm

Solder balls 62 Sn/36 Pb/2 Ag (TP package)

96.5 Sn/3.5Ag (TPY package)

Ball diameter (typical) 0.64 mm

18.2 Mechanical Dimensions for the PC8349/E TBGA

Figure 18-1 shows the mechanical dimensions and bottom surface nomenclature for the PC8349/E, 672-TBGA package.

35 672X 0.15 A A1 Index AREA С 5 // 0.25 A Seating plane 35 0.1 min 4X 0.2 D Top View (33)0.5 35X 1 AP AM AK AL AH AF AF 35X 1 AD^{AE} ABAC 0.5 W (33)U Т R Р Ν M K H F D 0.64 1.69 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 3 672X Ø 0.74 Section D-D Ø0.25 M A B C Ø0.1 M A Bottom view

Figure 18-1. Mechanical Dimensions and Bottom Surface Nomenclature for the PC8349/E TBGA

Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement must exclude any effect of mark on top surface of package.

18.3 Pinout Listings

Table 18-1 provides the pin-out listing for the PC8349/E, 672 TBGA package.

Table 18-1. PC8349/E (TBGA) Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI1 and PCI2 (One 64-Bit or Two 32-Bi	it)			
PCI1_INTA/IRQ_OUT	B34	0	OV_{DD}	(2)
PCI1_RESET_OUT	C33	0	OV _{DD}	_
PCI1_AD[31:0]	G30, G32, G34, H31, H32, H33, H34, J29, J32, J33, L30, K31, K33, K34, L33, L34, P34, R29, R30, R33, R34, T31, T32, T33, U31, U34, V31, V32, V33, V34, W33, W34	I/O	OV _{DD}	-
PCI1_C/ <u>BE</u> [3:0]	J30, M31, P33, T34	I/O	OV _{DD}	_
PCI1_PAR	P32	I/O	OV_{DD}	-
PCI1_FRAME	M32	I/O	OV _{DD}	(5)
PCI1_TRDY	N29	I/O	OV _{DD}	(5)
PCI1_IRDY	M34	I/O	OV_{DD}	(5)
PCI1_STOP	N31	I/O	OV _{DD}	(5)
PCI1_DEVSEL	N30	I/O	OV _{DD}	(5)
PCI1_IDSEL	J31	Ι	OV_{DD}	_
PCI1_SERR	N34	I/O	OV _{DD}	(5)
PCI1_PERR	N33	I/O	OV_{DD}	(5)
PCI1_REQ[0]	D32	I/O	OV_{DD}	_
PCI1_REQ[1]/CPCI1_HS_ES	D34	Ι	OV _{DD}	_
PCI1_REQ[2:4]	E34, F32, G29	I	OV_{DD}	_
PCI1_GNT0	C34	I/O	OV _{DD}	-
PCI1_GNT1/CPCI1_HS_LED	D33	0	OV _{DD}	_
PCI1_GNT2/CPCI1_HS_ENUM	E33	0	OV _{DD}	_
PCI1_GNT[3:4]	F31, F33	0	OV_{DD}	-
PCI2_RESET_OUT/GPIO2[0]	W32	I/O	OV _{DD}	_
PCI2_AD[31:0]/PCI1[63:32]	AA33, AA34, AB31, AB32, AB33, AB34, AC29, AC31, AC33, AC34, AD30, AD32, AD33, AD34, AE29, AE30, AH32, AH33, AH34, AM33, AJ31, AJ32, AJ33, AJ34, AK32, AK33, AK34, AM34, AL33, AL34, AK31, AH30	I/O	OV _{DD}	ı
PCI2_C/ <u>BE</u> [3:0]/PCI1_C/ <u>BE</u> [7:4]	AC32, AE32, AH31, AL32	I/O	OV _{DD}	-
PCI2_PAR/PCI1_PAR64	AG34	I/O	OV _{DD}	-
PCI2_FRAME/GPIO2[1]	AE33	I/O	OV _{DD}	(5)
PCI2_TRDY/GPIO2[2]	AF32	I/O	OV _{DD}	(5)
PCI2_IRDY/GPIO2[3]	AE34	I/O	OV_{DD}	(5)
PCI2_STOP/GPIO2[4]	AF34	I/O	OV _{DD}	(5)
PCI2_DEVSEL/GPIO2[5]	AF33	I/O	OV _{DD}	(5)
PCI2_SERR/PCI1_ACK64	AG33	I/O	OV_{DD}	(5)

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI2_PERR/PCI1_REQ64	AG32	I/O	OV _{DD}	(5)
PCI2_REQ[0:2]/GPIO2[6:8]	Y32, Y34, AA32	I/O	OV _{DD}	-
PCI2_GNT[0:2]/GPIO2[9:11]	Y31, Y33, AA31	I/O	OV _{DD}	-
M66EN	A19	I	OV _{DD}	_
DDR SDRAM Memory Interface	•		•	
MDQ[0:63]	D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8	I/O	GV _{DD}	-
MECC[0:4]/MSRCID[0:4]	W4, W3, Y3, AA6, T1	I/O	GV _{DD}	-
MECC[5]/MDVAL	U1	I/O	GV _{DD}	-
MECC[6:7]	Y1, Y6	I/O	GV _{DD}	-
MDM[0:8]	B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4	0	GV _{DD}	-
MDQS[0:8]	B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2	I/O	GV _{DD}	-
MBA[0:1]	AD1, AA5	0	GV _{DD}	_
MA[0:14]	W1, U4, T3, R3, P1, M1, N1, L3, L1, K2, Y2, K3, J3, AP2, AN6	0	GV _{DD}	_
MWE	AF1	0	GV _{DD}	-
MRAS	AF4	0	GV _{DD}	
MCAS	AG3	0	GV _{DD}	-
MCS[0:3]	AG2, AG1, AK1, AL4	0	GV _{DD}	-
MCKE[0:1]	H3, G1	0	GV _{DD}	(3)
MCK[0:5]	U2, F4, AM3, V3, F2, AN3	0	GV _{DD}	-
MCK[0:5]	U3, E3, AN2, V4, E1, AM4	0	GV _{DD}	-
MODT[0:3]	AH3, AJ5, AH1, AJ4	0	GV _{DD}	-
MBA[2]	H4	0	GV _{DD}	-
MDIC0	AB1	I/O	_	(9)
MDIC1	AA1	I/O		(9)
Local Bus Controller Interface	·			
LAD[0:31]	AM13, AP13, AL14, AM14, AN14, AP14, AK15, AJ15, AM15, AN15, AP15, AM16, AL16, AN16, AP16, AL17, AM17, AP17, AK17, AP18, AL18, AM18, AN18, AP19, AN19, AM19, AP20, AK19, AN20, AL20, AP21, AN21	I/O	OV _{DD}	-
LDP[0]/CKSTOP_OUT	AM21	I/O	OV _{DD}	-
LDP[1]/CKSTOP_IN	AP22	I/O	OV _{DD}	_
LDP[2]/LCS[4]	AN22	I/O	OV _{DD}	-
LDP[3]/LCS[5]	AM22	I/O	OV _{DD}	_
LA[27:31]	AK21, AP23, AN23, AP24, AK22	0	OV _{DD}	_

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<u>LCS</u> [0:3]	AN24, AL23, AP25, AN25	0	OV_{DD}	ı
TWE[0:3]/LSDDQM[0:3]/TBS[0:3]	AK23, AP26, AL24, AM25	0	OV_{DD}	I
LBCTL	AN26	0	OV _{DD}	-
LALE	AK24	0	OV_{DD}	-
LGPL0/LSDA10/cfg_reset_source0	AP27	I/O	OV_{DD}	-
LGPL1/LSDWE/cfg_reset_source1	AL25	I/O	OV_{DD}	-
LGPL2/LSDRAS/LOE	AJ24	0	OV _{DD}	_
LGPL3/LSDCAS/cfg_reset_source2	AN27	I/O	OV_{DD}	-
LGPL4/LGTA/LUPWAIT/LPBSE	AP28	I/O	OV _{DD}	_
LGPL5/cfg_clkin_div	AL26	I/O	OV _{DD}	_
LCKE	AM27	0	OV_{DD}	-
LCLK[0:2]	AN28, AK26, AP29	0	OV _{DD}	_
LSYNC_OUT	AM12	0	OV _{DD}	_
LSYNC_IN	AJ10	I	OV_{DD}	-
General Purpose I/O Timers				
GPIO1[0]/DMA_DREQ0/GTM1_TIN1/GTM2_TI N2	F24	I/O	OV _{DD}	-
GPIO1[1]/DMA_DACK0/GTM1_TGATE1/GTM2 _TGATE2	E24	I/O	OV_DD	-
GPIO1[2]/DMA_DDONE0/GTM1_TOUT1	B25	I/O	OV _{DD}	-
GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1	D24	I/O	OV_DD	-
GPIO1[4]/DMA_DACK1/ GTM1_TGATE2/GTM2_TGATE1	A25	I/O	OV_DD	-
GPIO1[5]/DMA_DDONE1/ GTM1_TOUT2/GTM2_TOUT1	B24	I/O	OV _{DD}	-
GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4	A24	I/O	OV_DD	-
GPIO1[7]/DMA_DACK2/ GTM1_TGATE3/GTM2_TGATE4	D23	I/O	OV_DD	-
GPIO1[8]/DMA_DDONE2/GTM1_TOUT3	B23	I/O	OV _{DD}	-
GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3	A23	I/O	OV_DD	-
GPIO1[10]/DMA_DACK3/ GTM1_TGATE4/GTM2_TGATE3	F22	I/O	OV _{DD}	-
GPIO1[11]/DMA_DDONE3/ GTM1_TOUT4/GTM2_TOUT3	E22	I/O	OV_DD	-
USB Port 1		L	l .	
MPH1_D0_ENABLEN/DR_D0_ENABLEN	A26	I/O	OV _{DD}	-
MPH1_D1_SER_TXD/DR_D1_SER_TXD	B26	I/O	OV _{DD}	_
MPH1_D2_VMO_SE0/DR_D2_VMO_SE0	D25	I/O	OV _{DD}	_

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH1_D3_SPEED/DR_D3_SPEED	A27	I/O	OV_DD	_
MPH1_D4_DP/DR_D4_DP	B27	I/O	OV_DD	-
MPH1_D5_DM/DR_D5_DM	C27	I/O	OV_DD	-
MPH1_D6_SER_RCV/DR_D6_SER_RCV	D26	I/O	OV_DD	-
MPH1_D7_DRVVBUS/DR_D7_DRVVBUS	E26	I/O	OV_DD	-
MPH1_NXT/DR_SESS_VLD_NXT	D27	1	OV_DD	-
MPH1_DIR_DPPULLUP/DR_XCVR_SEL_DPP ULLUP	A28	I/O	OV _{DD}	ı
MPH1_STP_SUSPEND/DR_STP_SUSPEND	F26	0	OV _{DD}	ı
MPH1_PWRFAULT/ DR_RX_ERROR_PWRFAULT	E27	I	OV _{DD}	-
MPH1_PCTL0/DR_TX_VALID_PCTL0	A29	0	OV _{DD}	_
MPH1_PCTL1/DR_TX_VALIDH_PCTL1	D28	0	OV _{DD}	-
MPH1_CLK/DR_CLK	B29	I	OV_{DD}	_
USB Port 0				
MPH0_D0_ENABLEN/ DR_D8_CHGVBUS	C29	I/O	OV _{DD}	_
MPH0_D1_SER_TXD/ DR_D9_DCHGVBUS	A30	I/O	OV_{DD}	_
MPH0_D2_VMO_SE0/DR_D10_DPPD	E28	I/O	OV _{DD}	_
MPH0_D3_SPEED/DR_D11_DMMD	B30	I/O	OV _{DD}	_
MPH0_D4_DP/DR_D12_VBUS_VLD	C30	I/O	OV_{DD}	_
MPH0_D5_DM/DR_D13_SESS_END	A31	I/O	OV_{DD}	_
MPH0_D6_SER_RCV/DR_D14	B31	I/O	OV_DD	ı
MPH0_D7_DRVVBUS/ DR_D15_IDPULLUP	C31	I/O	OV_{DD}	ı
MPH0_NXT/DR_RX_ACTIVE_ID	B32	1	OV _{DD}	_
MPH0_DIR_DPPULLUP/DR_RESET	A32	I/O	OV_{DD}	ı
MPH0_STP_SUSPEND/ DR_TX_READY	A33	I/O	OV_{DD}	_
MPH0_PWRFAULT/DR_RX_VALIDH	C32	1	OV _{DD}	_
MPH0_PCTL0/DR_LINE_STATE0	D31	I/O	OV_{DD}	ı
MPH0_PCTL1/DR_LINE_STATE1	E30	I/O	OV_{DD}	-
MPH0_CLK/DR_RX_VALID	B33	1	OV _{DD}	_
Programmable Interrupt Controller		•		
MCP_OUT	AN33	0	OV_DD	(2)
ĪRQ0/MCP_IN/GPIO2[12]	C19	I/O	OV _{DD}	-
ĪRQ[1:5]/GPIO2[13:17]	C22, A22, D21, C21, B21	I/O	OV _{DD}	-
ĪRQ[6]/GPIO2[18]/CKSTOP_OUT	A21	I/O	OV _{DD}	_
ĪRQ[7]/GPIO2[19]/CKSTOP_IN	C20	I/O	OV_{DD}	_
Ethernet Management Interface		•		
EC_MDC	A7	0	LV _{DD1}	_

 Table 18-1.
 PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
EC_MDIO	E9	I/O	LV _{DD1}	(2)
Gigabit Reference Clock				
EC_GTX_CLK125	C8	I	LV _{DD1}	-
Three-Speed Ethernet Controller (Gigabit Ethe	ernet 1)			
TSEC1_COL/GPIO2[20]	A17	I/O	OV _{DD}	_
TSEC1_CRS/GPIO2[21]	F12	I/O	LV _{DD1}	-
TSEC1_GTX_CLK	D10	0	LV _{DD1}	(3)
TSEC1_RX_CLK	A11	I	LV _{DD1}	_
TSEC1_RX_DV	B11	I	LV _{DD1}	_
TSEC1_RX_ER/GPIO2[26]	B17	I/O	OV_{DD}	-
TSEC1_RXD[7:4]/GPIO2[22:25]	B16, D16, E16, F16	I/O	OV_DD	_
TSEC1_RXD[3:0]	E10, A8, F10, B8	I	LV _{DD1}	_
TSEC1_TX_CLK	D17	I	OV_{DD}	1
TSEC1_TXD[7:4]/GPIO2[27:30]	A15, B15, A14, B14	I/O	OV_{DD}	_
TSEC1_TXD[3:0]	A10, E11, B10, A9	0	LV _{DD1}	(10)
TSEC1_TX_EN	B9	0	LV _{DD1}	-
TSEC1_TX_ER/GPIO2[31]	A16	I/O	OV_DD	_
Three-Speed Ethernet Controller (Gigabit Ethe	ernet 2)	<u>.</u>		
TSEC2_COL/GPIO1[21]	C14	I/O	OV_{DD}	_
TSEC2_CRS/GPIO1[22]	D6	I/O	LV _{DD2}	_
TSEC2_GTX_CLK	A4	0	LV _{DD2}	-
TSEC2_RX_CLK	B4	I	LV _{DD2}	_
TSEC2_RX_DV/GPIO1[23]	E6	I/O	LV _{DD2}	_
TSEC2_RXD[7:4]/GPIO1[26:29]	A13, B13, C13, A12	I/O	OV_DD	_
TSEC2_RXD[3:0]/GPIO1[13:16]	D7, A6, E8, B7	I/O	LV _{DD2}	_
TSEC2_RX_ER/GPIO1[25]	D14	I/O	OV_{DD}	_
TSEC2_TXD[7]/GPIO1[31]	B12	I/O	OV _{DD}	-
TSEC2_TXD[6]/ DR_XCVR_TERM_SEL	C12	0	OV_{DD}	_
TSEC2_TXD[5]/ DR_UTMI_OPMODE1	D12	0	OV_{DD}	_
TSEC2_TXD[4]/ DR_UTMI_OPMODE0	E12	0	OV_DD	_
TSEC2_TXD[3:0]/GPIO1[17:20]	B5, A5, F8, B6	I/O	LV _{DD2}	ı
TSEC2_TX_ER/GPIO1[24]	F14	I/O	OV_{DD}	_
TSEC2_TX_EN/GPIO1[12]	C5	I/O	LV _{DD2}	-
TSEC2_TX_CLK/GPIO1[30]	E14	I/O	OV_{DD}	1
DUART		<u>.</u>		
UART_SOUT[1:2]/MSRCID[0:1]/ LSRCID[0:1]	AK27, AN29	0	OV_DD	_
UART_SIN[1:2]/MSRCID[2:3]/ LSRCID[2:3]	AL28, AM29	I/O	OV_DD	-
UART_CTS[1]/MSRCID4/LSRCID4	AP30	I/O	OV_{DD}	_

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
UART_CTS[2]/MDVAL/ LDVAL	AN30	I/O	OV_DD	ı
UART_RTS[1:2]	AP31, AM30	0	OV_{DD}	ı
I ² C interface				
IIC1_SDA	AK29	I/O	OV_{DD}	(2)
IIC1_SCL	AP32	I/O	OV_DD	(2)
IIC2_SDA	AN31	I/O	OV _{DD}	(2)
IIC2_SCL	AM31	I/O	OV _{DD}	(2)
SPI	•	·		
SPIMOSI/ LCS [6]	AN32	I/O	OV _{DD}	-
SPIMISO/LCS[7]	AP33	I/O	OV_{DD}	-
SPICLK	AK30	I/O	OV_{DD}	-
SPISEL	AL31	ı	OV _{DD}	-
Clocks				
PCI_CLK_OUT[0:2]	AN9, AP9, AM10,	0	OV_{DD}	-
PCI_CLK_OUT[3]/ LCS [6]	AN10	0	OV_DD	-
PCI_CLK_OUT[4]/ LCS [7]	AJ11	0	OV_DD	-
PCI_CLK_OUT[5:7]	AP10, AL11, AM11	0	OV_DD	_
PCI_SYNC_IN/PCI_CLOCK	AK12	ı	OV_DD	-
PCI_SYNC_OUT	AP11	0	OV_DD	(3)
RTC/PIT_CLOCK	AM32	ı	OV_DD	_
CLKIN	AM9	ı	OV_DD	-
JTAG	·	•		
тск	E20	ı	OV _{DD}	-
TDI	F20	I	OV_DD	(4)
TDO	B20	0	OV _{DD}	(3)
TMS	A20	ı	OV_{DD}	(4)
TRST	B19	1	OV _{DD}	(4)
Test				
TEST	D22	I	OV_{DD}	(6)
TEST_SEL	AL13	ı	OV _{DD}	(6)
PMC	·			
QUIESCE	A18	0	OV _{DD}	-
System Control	·	•		
PORESET	C18	I	OV _{DD}	-
HRESET	B18	I/O	OV_{DD}	(1)
SRESET	D18	I/O	OV_{DD}	(2)
Thermal Management	•	,	•	
THERM0	K32	1		(8)

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
Power and Ground Signals				
AV _{DD} 1	L31	Power for e300 PLL (1.2 nominal, 1.3 V for 667 MHz)V)	AV _{DD} 1	-
AV _{DD} 2	AP12	Power for system PLL (1.2 V nominal, 1.3 V for 667 MHz))	AV _{DD} 2	-
$AV_{DD}3$	AE1	Power for DDR DLL (1.2 V nominal, 1.3 V for 667 MHz))		-
AV _{DD} 4	AJ13	Power for LBIU DLL (1.2 V nominal, 1.3 V for 667 MHz))	AV _{DD} 4	-
GND	A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34			I
GV _{DD}	A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6	Power for DDR DRAM I/O voltage (2.5 V)	GV _{DD}	ı
LV _{DD1}	C9, D11	Power for three speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV _{DD1}	-
LV _{DD2}	C6, D9	Power for three speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV _{DD2}	-
V_{DD}	E19, E29, F7, F9, F11,F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10	Power for core (1.2 V nominal, 1.3 V for 667 MHz)	V _{DD}	-

Table 18-1. PC8349/E (TBGA) Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
OV _{DD}	B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV_DD	1
MVREF1	мз	I	DDR reference voltage	-
MVREF2	AD2	I	DDR reference voltage	-


Notes:

- 1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.
- 2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to OV_{DD}.
- 3. During reset, this output is actively driven rather than three-stated.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
- 6. This pin must always be tied to GND.
- 7. This pin must always be left not connected.
- 8. Thermal sensitive resistor.
- 9. It is recommended that MDIC0 be tied to GND using an 18.2Ω resistor and MDIC1 be tied to DDR power using an 18.2Ω resistor.
- 10. TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

19. Clocking

Figure 19-1 shows the internal distribution of the clocks.

Figure 19-1. PC8349/E Clock Subsystem



The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the PC8349/E is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the PC8349/E to function. When the PC8349/E is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal should be tied to GND.

As shown in Figure 40, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (*csb_clk*), the internal clock for the DDR controller (*ddr_clk*), and the internal clock for the local bus interface unit (*lbiu_clk*).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$

In PCI host mode, PCI SYNC IN x (1 + CFG CLKIN DIV) is the CLKIN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *PC8349/E Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$

 ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (\div 2) to create the differential DDR memory bus clock outputs (MCK and \overline{MCK}). However, the data rate is the same frequency as ddr_clk .

The internal *lbiu_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$

Ibiu_clk is not the external local bus frequency; *Ibiu_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 19-1 specifies which units have a configurable clock frequency.

Table 19-1. Configurable Clock Units

Unit	Default Frequency	Options
TSEC1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
TSEC2, I ² C1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
Security core	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
USB DR, USB MPH	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
PCI1, PCI2 and DMA complex	csb_clk	Off, csb_clk

Table 19-2 provides the operating frequencies for the PC8349/E TBGA under recommended operating conditions (see Table 2-2 on page 7).

Table 19-2. Operating Frequencies for TBGA

Characteristic ⁽¹⁾	400 MHz	533 MHz	667 MHz	Unit
e300 core frequency (core_clk)	266–400	266–533	266–667	MHz
Coherent system bus frequency (csb_clk)	100–266	100–333	100–333	MHz
DDR1 memory bus frequency (MCK) ⁽²⁾	100–133	100–133	100–166.67	MHz
DDR2 memory bus frequency (MCK) ⁽³⁾	100–133	100–133	100–200	MHz
Local bus frequency (LCLKn) ⁽⁴⁾	16.67–133	16.67–133	16.67–133	MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66	25–66	25–66	MHz
Security core maximum internal operating frequency	133	133	166	MHz
USB_DR, USB_MPH maximum internal operating frequency	133	133	166	MHz

Notes:

- The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting csb_clk, MCK, LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM] and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the security core and USB modules does not exceed the respective values listed in this table.
- 2. The DDR data rate is 2x the DDR memory bus frequency.
- 3. The DDR data rate is 2x the DDR memory bus frequency.
- 4. The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb_clk* frequency (depending on RCWL[LBIUCM]).

19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 19-3 on page 61 shows the multiplication factor encodings for the system PLL.

Table 19-3. System PLL Multiplication Factors

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	×7
1000	× 8
1001	× 9
1010	× 10
1011	× 11
1100	× 12

 Table 19-3.
 System PLL Multiplication Factors (Continued)

RCWL[SPMF]	System PLL Multiplication Factor
1101	× 13
1110	× 14
1111	× 15

As described in Section 19. "Clocking" on page 59 the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 19-4 and Table 19-5 on page 63 show the expected frequency values for the CSB frequency for select csb_clk to CLKIN/PCI_SYNC_IN ratios.

Table 19-4. CSB Frequency Options for Host Mode

			Inp	out Clock Fre	equency (MH	Iz) ⁽²⁾
CFG CLKIN DIV		csb_clk : Input	16.67	25	33.33	66.67
at Reset ⁽¹⁾	SPMF	Clock Ratio ⁽²⁾		csb_clk Free	quency (MHz	2)
Low	0010	2:1				133
Low	0011	3:1			100	200
Low	0100	4:1		100	133	266
Low	0101	5:1		125	166	333
Low	0110	6:1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8:1	133	200	266	
Low	1001	9:1	150	225	300	
Low	1010	10:1	166	250	333	
Low	1011	11:1	183	275		
Low	1100	12:1	200	300		
Low	1101	13:1	216	325		
Low	1110	14:1	233			
Low	1111	15:1	250			
Low	0000	16:1	266			
High	0010	2:1				133
High	0011	3:1			100	200
High	0100	4:1			133	266
High	0101	5:1			166	333
High	0110	6:1			200	
High	0111	7:1			233	
High	1000	8:1				

Notes: 1. CFG_CLKIN_DIV selects the ratio between CLKIN and PCI_SYNC_OUT.

2. CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

 Table 19-5.
 CSB Frequency Options for Agent Mode

			Input Clock Frequency (MHz)(2)		 z) ⁽²⁾	
CFG_CLKIN_DIV		csb_clk : Input	16.67	25	33.33	66.67
at Reset ⁽¹⁾	SPMF	Clock Ratio ⁽²⁾		csb_clk Fred	uency (MHz	2)
Low	0010	2:1				133
Low	0011	3:1			100	200
Low	0100	4:1		100	133	266
Low	0101	5:1		125	166	333
Low	0110	6:1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8:1	133	200	266	
Low	1001	9:1	150	225	300	
Low	1010	10:1	166	250	333	
Low	1011	11:1	183	275		
Low	1100	12:1	200	300		
Low	1101	13:1	216	325		
Low	1110	14:1	233			
Low	1111	15:1	250			
Low	0000	16:1	266			
High	0010	4:1		100	133	266
High	0011	6:1	100	150	200	
High	0100	8:1	133	200	266	
High	0101	10:1	166	250	333	
High	0110	12:1	200	300		
High	0111	14:1	233			
High	1000	16:1	266			

Notes: 1. CFG_CLKIN_DIV doubles csb_clk if set high.

^{2.} CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 19-6 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 19-6 should be considered as reserved.

Note: Core VCO frequency = core frequency \times VCO divider

VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

Table 19-6. e300 Core PLL Configuration

	RCWL[COREPLL]			
0-1	2-5	6	core_clk : csb_clk Ratio	VCO Divider(1)
00	0001	0	1:1	2
01	0001	0	1:1	4
10	0001	0	1:1	8
11	0001	0	1:1	8
00	0001	1	1.5:1	2
01	0001	1	1.5:1	4
10	0001	1	1.5:1	8
11	0001	1	1.5:1	8
00	0010	0	2:1	2
01	0010	0	2:1	4
10	0010	0	2:1	8
11	0010	0	2:1	8
00	0010	1	2.5:1	2
01	0010	1	2.5:1	4
10	0010	1	2.5:1	8
11	0010	1	2.5:1	8
00	0011	0	3:1	2
01	0011	0	3:1	4
10	0011	0	3:1	8
11	0011	0	3:1	8

Note: 1. Core VCO frequency = core frequency VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

19.3 Suggested PLL Configurations

Table 19-7 shows suggested PLL configurations for 33 and 66 MHz input clocks.

Table 19-7. Suggested PLL Configurations

Ref No. ⁽¹⁾	RC	WL	40	00 MHz Devi	ce	53	33 MHz Devi	ce	66	7 MHz Devi	ce
	SPMF	CORE PLL	Input Clock Freq (MHz)2	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ⁽²⁾	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz)2	CSB Freq (MHz)	Core Freq (MHz)
33 MHz CI	KIN/PCI_CL	K Options			•	•					
922	1001	0100010	_	-	_	_	-	f300	33	300	300
723	0111	0100011	33	233	350	33	233	350	33	233	350
604	0110	0000100	33	200	400	33	200	400	33	200	400
624	0110	0100100	33	200	400	33	200	400	33	200	400
803	1000	0000011	33	266	400	33	266	400	33	266	400
823	1000	0100011	33	266	400	33	266	400	33	266	400
903	1001	0000011				33	300	450	33	300	450
923	1001	0100011				33	300	450	33	300	450
704	0111	0000011				33	233	466	33	233	466
724	0111	0100011				33	233	466	33	233	466
A03	1010	0000011				33	333	500	33	333	500
804	1000	0000100				33	266	533	33	266	533
705	0111	0000101							33	233	583
606	0110	0000110							33	200	600
904	1001	0000100							33	300	600
805	1000	0000101							33	266	667
A04	1010	0000100							33	333	667
66 MHz CI	_KIN/PCI_CL	K Options									
304	0011	0000100	66	200	400	66	200	400	66	200	400
324	0011	0100100	66	200	400	66	200	400	66	200	400
403	0100	0000011	66	266	400	66	266	400	66	266	400
423	0100	0100011	66	266	400	66	266	400	66	266	400
305	0011	0000101				66	200	500	66	200	500
503	0101	0000011			66	333	500	66	333	500	
404	0100	0000100				66	266	533	66	266	533
306	0011	0000110							66	200	600
405	0100	0000101							66	266	667
504	0101	0000100							66	333	667

Notes: 1. The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.

^{2.} The input clock is CLKIN for PCI host mode or PCI_CLK for PCI agent mode.

20. Thermal

This section describes the thermal specifications of the PC8349/E.

20.1 Thermal Characteristics

Table 20-1 provides the package thermal characteristics for the 672 35 \times 35 mm TBGA of the PC8349/E.

Table 20-1. Package Thermal Characteristics for TBGA

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{\Theta JA}$	14	°C/W	(1)(2)
Junction-to-ambient natural convection on four-layer board (2s2p)	R _{OJMA}	11	°C/W	(1)(3)
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	$R_{\Theta JMA}$	11	°C/W	(1)(3)
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	$R_{\Theta JMA}$	8	°C/W	(1)(3)
Junction-to-ambient (@ 2 m/s) on single-layer board (1s)	R _{OJMA}	9	°C/W	(1)(3)
Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)	R _{OJMA}	7	°C/W	(1)(3)
Junction-to-board thermal	R _{eJB}	3.8	°C/W	(4)
Junction-to-case thermal	R _{eJC}	1.7	°C/W	(5)
Junction-to-package natural convection on top	$\Psi_{\!JT}$	1	°C/W	(6)

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- Per JEDEC JESD51-6 with the board horizontal, 1 m/s is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

20.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers. See Table 3-2 on page 11 for I/O power dissipation values.

20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_{,I}, can be obtained from the equation:

$$T_{.J} = T_A + (R_{\Theta IA} \times P_D)$$

where:

 $T_{.1}$ = junction temperature (°C)

T_A = ambient temperature for the package (°C)

R_{OJA} = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_{II} - T_{A}$) are possible.

20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_A + (R_{\Theta JA} \times P_D)$$

where:

 $T_{.1}$ = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_T = thermocouple temperature on top of package (°C)

 Ψ_{JT} = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CA}$$

where:

 $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W)

R_{OIC} = junction-to-case thermal resistance (°C/W)

R_{CA} = case-to-ambient thermal resistance (°C/W)

 R_{eJC} is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, R_{eCA} . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

The thermal performance of devices with heat sinks has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Table 20-2 shows heat sink thermal resistance for TBGA of the PC8349/E.

Table 20-2. Heat Sink and Thermal Resistance of PC8349/E (TBGA)

		35 × 35 mm TBGA
Heat Sink Assuming Thermal Grease	Air Flow	Thermal Resistance
AAVID $30 \times 30 \times 9.4$ mm pin fin	Natural convection	10
AAVID $30 \times 30 \times 9.4$ mm pin fin	1 m/s	6.5
AAVID $30 \times 30 \times 9.4$ mm pin fin	2 m/s	5.6
AAVID 31 × 35 × 23 mm pin fin	Natural convection	8.4
AAVID 31 × 35 × 23 mm pin fin	1 m/s	4.7
AAVID 31 × 35 × 23 mm pin fin	2 m/s	4
Wakefield, $53 \times 53 \times 25$ mm pin fin	Natural convection	5.7
Wakefield, $53 \times 53 \times 25$ mm pin fin	1 m/s	3.5
Wakefield, $53 \times 53 \times 25$ mm pin fin	2 m/s	2.7
MEI, 75 × 85 × 12 no adjacent board, extrusion	Natural convection	6.7
MEI, 75 × 85 × 12 no adjacent board, extrusion	1 m/s	4.1
MEI, 75 × 85 × 12 no adjacent board, extrusion	2 m/s	2.8
MEI, $75 \times 85 \times 12$ mm, adjacent board, 40 mm side bypass	1 m/s	3.1

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 603-224-9988

80 Commercial St. Concord, NH 03301

Internet: www.aavidthermalloy.com

Alpha Novatech 408-567-8082

473 Sapena Ct. #12 Santa Clara, CA 95054

Internet: www.alphanovatech.com

International Electronic Research Corporation (IERC) 818-842-7277

413 North Moss St. Burbank, CA 91502

Internet: www.ctscorp.com

Millennium Electronics (MEI) 408-436-8770

Loroco Sites

671 East Brokaw Road San Jose, CA 95112

Internet: www.mei-thermal.com

Tyco Electronics 800-522-2800

Chip Coolers™ P.O. Box 3668

Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com

Wakefield Engineering 603-635-5102

33 Bridge St. Pelham. NH 03076

Internet: www.wakefield.com

Interface material vendors include the following:

Chomerics, Inc. 781-935-4850

77 Dragon Ct. Woburn, MA 01801

Internet: www.chomerics.com

Dow-Corning Corporation 800-248-2481

Dow-Corning Electronic Materials

P.O. Box 994

Midland, MI 48686-0997

Internet: www.dowcorning.com

Shin-Etsu MicroSi, Inc. 888-642-7674

10028 S. 51st St. Phoenix, AZ 85044

Internet: www.microsi.com

The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com 800-347-4572

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_{J} = T_{C} + (R_{\Theta IC} \times P_{D})$$

where:

 $T_{,l}$ = junction temperature (° C)

 T_C = case temperature of the package ($^{\circ}$ C)

 $R \varnothing_{JC}$ = junction-to-case thermal resistance (° C/W)

 P_D = power dissipation (W)

21. System Design Information

This section provides electrical and thermal design recommendations for successful application of the PC8349/E.

21.1 System Clocking

The PC8349/E includes two PLLs:

- 1. The platform PLL generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1 "System PLL Configuration" on page 61.
- 2. The e300 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2 "Core PLL Configuration" on page 64.

21.2 PLL Power Supply Filtering

Each PLL gets power through independent power supply pins ($AV_{DD}1$, $AV_{DD}2$, respectively). The AV_{DD} level should always equal to V_{DD} , and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme.


There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to provide four independent filter circuits as illustrated in Figure 41, one to each of the four AV_{DD} pins. Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.

The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the specific AV_{DD} pin being supplied. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of package, without the inductance of vias.

Figure 41 shows the PLL power supply filter circuit.

Figure 21-1. PLL Power Supply Filter Circuit



21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the PC8349/E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the PC8349/E system, and the PC8349/E itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each V_{DD} , OV_{DD} , OV_{DD} , and OV_{DD} pin of the PC8349/E. These capacitors should receive their power from separate OV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , and OV_{DD} , are placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100-330 μ F (AVX TPS tantalum or Sanyo OSCON).

21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the PC8349/E.


21.5 Output Buffer DC Impedance

The PC8349/E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I²C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 21-2). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices.

When data is held high, SW1 is closed (SW2 is open) and RP is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.

Figure 21-2. Driver Impedance Measurement



Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V1/R_{source}$.

Table 21-1 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal OV_{DD} , $105^{\circ}C$.

Table 21-1. Impedance Characteristics

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R_N	42 Target	25 Target	42 Target	20 Target	Z_0	W
R _P	42 Target	25 Target	42 Target	20 Target	Z ₀	W
Differential	NA	NA	NA	NA	Z _{DIFF}	W

Note: Nominal supply voltages. See Table 2-1 on page 6, $T_j = 105$ °C.

21.6 Configuration Pin Multiplexing

The PC8349/E power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.

However, while HRESET is asserted, these pins are treated as inputs, and the value on these pins is latched when PORESET deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

21.7 Pull-Up Resistor Requirements

The PC8349/E requires high resistance pull-up resistors (10 k Ω is recommended) on open-drain pins, including I²C pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, $PowerQUICC^{TM}$ Design Checklist.

22. Ordering Information

This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

Note: The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *PC8349/E* PowerQUICC[™] II Pro Integrated Host Processor Hardware Specifications (Document Order No. PC8349/EEC).

22.1 Part Numbers Fully Addressed by This Document

Table 22-1 on page 74 shows an analysis of the e2v part numbering nomenclature for the PC8349/E. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the PC8349/E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

Table 22-1. Ordering Information

XX	8349	U	У	XX	U	XX	Χ
Product Code	Part Identifier	Encryption Acceleration	Temperature ⁽¹⁾ Range	Package ⁽²⁾	Processor Frequency ⁽²⁾	Platform Frequency	Revision Level
PC	8349	Blank = Not included E = included	V: $T_{C} = -40^{\circ}\text{C}$ to $T_{J} = 110^{\circ}\text{C}$ M: $T_{C} = -55^{\circ}\text{C}$ to $T_{J} = 125^{\circ}\text{C}$	TP =TBGA TPY = PB free TBGA	e300 core speed AG = 400 AJ = 533 AL = 667	D = 266 F = 333	B = 3.1

Notes:

- 1. See Section 18. "Package and Pin Listings" on page 49 for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
- ALF marked parts support DDR1 data rate up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 data rate up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 data rate up to 333 MHz (at a CSB of 333 MHz).
- 4. For availability of the different versions, contact your local e2v sales office.
- 5. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

Table 22-2 shows the SVR settings by device and package type.

Table 22-2. SVR Settings

Device	Package	SVR (Rev. 3.0)
PC8349E	TBGA	8050_0030
PC8349	TBGA	8051_0030

23. Definitions

23.1 Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

24. Document Revision History

Table 24-1 provides a revision history for this hardware specification.

Table 24-1. Document Revision History

Rev. No	Date	Substantive Change(s)
1037A	04/2010	Initial revision

Table of Contents

	Features	1
	Overview	1
	Screening	1
1	Overview	2
2	Electrical Characteristics	6
	2.1 Overall DC Electrical Characteristics	6
	2.2 Power Sequencing	9
3	Power Characteristics	10
4	Clock Input Timing	12
	4.1 DC Electrical Characteristics	12
	4.2 AC Electrical Characteristics	12
5	RESET Initialization	13
	5.1 RESET DC Electrical Characteristics	13
	5.2 RESET AC Electrical Characteristics	13
6	DDR and DDR2 SDRAM	14
	6.1 DDR and DDR2 SDRAM DC Electrical Characteristics	14
	6.2 DDR and DDR2 SDRAM AC Electrical Characteristics	16
7	DUART	20
	7.1 DUART DC Electrical Characteristics	20
	7.2 DUART AC Electrical Specifications	20
8	Ethernet: Three-Speed Ethernet, MII Management	20
	8.1 Three-Speed Ethernet Controller (TSEC) – GMII/MII/TBI/RGMII/RTBI Electrical Characteristics	20
	8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications	22
	8.3 Ethernet Management Interface Electrical Characteristics	29
9	USB	31
	9.1 USB DC Electrical Characteristics	31
	9.2 USB AC Electrical Specifications	31

i

10	Local Bus	32
	10.1 Local Bus DC Electrical Characteristics	32
	10.2 Local Bus AC Electrical Specification	33
11	JTAG	38
	11.1 JTAG DC Electrical Characteristics	38
	11.2 JTAG AC Timing Specifications	39
12	PC	41
	12.1 I ² C DC Electrical Characteristics	41
	12.2 I ² C AC Electrical Specifications	42
13	PCI	43
	13.1 PCI DC Electrical Characteristics	43
	13.2 PCI AC Electrical Specifications	44
14	Timers	46
	14.1 Timer DC Electrical Characteristics	
	14.2 Timer AC Timing Specifications	46
15	GPIO	46
	15.1 GPIO DC Electrical Characteristics	
	15.2 GPIO AC Timing Specifications	47
16	IPIC	47
	16.1 IPIC DC Electrical Characteristics	
	16.2 IPIC AC Timing Specifications	47
17	SPI	48
	17.1 SPI DC Electrical Characteristics	
	17.2 SPI AC Timing Specifications	48
18	Package and Pin Listings	49
,,	18.1 Package Parameters for the PC8349/E TBGA	
	18.2 Mechanical Dimensions for the PC8349/E TBGA	
	18.3 Pinout Listings	
19	Clocking	59
	19.1 System PLL Configuration	
	19.2 Core PLL Configuration	
	19.3 Suggested PLL Configurations	65

<i>20</i>	Thermal		
	20.1 Thermal Characteristics	66	
	20.2 Thermal Management Information	66	
	20.3 Heat Sink Attachment	70	
21	System Design Information	70	
	21.1 System Clocking	70	
	21.2 PLL Power Supply Filtering	71	
	21.3 Decoupling Recommendations	71	
	21.4 Connection Recommendations	72	
	21.5 Output Buffer DC Impedance	72	
	21.6 Configuration Pin Multiplexing	73	
	21.7 Pull-Up Resistor Requirements	73	
22	Ordering Information	73	
	22.1 Part Numbers Fully Addressed by This Document	73	
23	Definitions	74	
	23.1 Life Support Applications	74	
21	Dogument Pavision History	7/	

e₂v

How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

Americas

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street, Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v semiconductors SAS 2010 1037A-HIREL-06/10