


FAN4810 Power Factor Correction Controller

Features

- TriFault Detect[™] for UL1950 compliance and enhanced safety
- Slew rate enhanced transconductance error amplifier for ultra-fast PFC response
- Low power: 200µA startup current, 5.5mA operating current
- Low total harmonic distortion, high PF
- Average current, continuous boost leading edge PFC
- Current fed gain modulator for improved noise immunity
- Overvoltage and brown-out protection, UVLO, and soft start
- Synchronized clock output


General Description

The FAN4810 is a controller for power factor corrected, switched mode power supplies. The FAN4810 includes circuits for the implementation of leading edge, average current, "boost" type power factor correction and results in a power supply that fully complies with IEC1000-3-2 specification. It also includes a TriFault Detect[™] function to help ensure that no unsafe conditions will result from single component failure in the PFC. Gate-driver with 1A capability minimizes the need for external driver circuit. Low power requirements improve efficiency and reduce component costs. The PFC also includes peak current limiting, input voltage brownout protection and a overvoltage comparator shuts down the PFC section in the event of a sudden decrease in load. The clock-out signal can be used to synchronize down-stream PWM stages in order to reduce system noise.



Block Diagram

Pin Configuration



Pin Description

Pin	Name	Function
1	IEAO	Slew rate enhanced PFC transconductance error amplifier output
2	I _{AC}	PFC AC line reference input to Gain Modulator
3	I _{SENSE}	Current sense input to the PFC Gain Modulator
4	V _{RMS}	PFC Gain Modulator RMS line voltage compensation input
5	CLKSD	Turn on/off PWM clock without disturbing PFC out
6	NC	
7	RAMP 1	Oscillator timing node; timing set by $R_T C_T$
8	NC	
9	GND	Ground
10	GND	Ground
11	CLK OUT	Clock signal synchronized to PFC frequency
12	PFC OUT	PFC driver output
13	V _{CC}	Positive supply
14	V _{REF}	Buffered output for the internal 7.5V reference
15	V _{FB}	PFC transconductance voltage error amplifier input
16	VEAO	PFC transconductance voltage error amplifier output

Abolute Maximum Ratings

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Parameter	Min.	Max.	Units
V _{CC}		18	V
I _{SENSE} Voltage	-5	0.7	V
Voltage on Any Other Pin	GND - 0.3	V _{CCZ} + 0.3	V
I _{REF}		10	mA
I _{AC} Input Current		10	mA
Peak PFC OUT Current, Source or Sink		1	A
PFC OUT, CLK OUT Energy Per Cycle		1.5	μJ
Junction Temperature		150	°C
Storage Temperature Range	-65	150	°C
Lead Temperature (Soldering, 10 sec)		260	°C
Thermal Resistance (θJA) Plastic DIP Plastic SOIC		80 105	°C/W °C/W

Operating Conditions

	Min.	Max.	Units
Temperature Range	0	70	°C

Electrical Characteristics

Unless otherwise specified, V_{CC} = 15V, R_T = 52.3k Ω , C_T = 470pF, T_A = Operating Temperature Range (Note 1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Voltage	Error Amplifier	•	•		:	2
	Input Voltage Range		0		5	V
	Transconductance	$V_{NON INV} = V_{INV}$, VEAO = 3.75V	30	65	90	μ
	Feedback Reference Voltage		2.43	2.5	2.57	V
	Input Bias Current	Note 2		-0.5	-1.0	μA
	Output High Voltage		6.0	6.7		V
	Output Low Voltage			0.1	0.4	V
	Source Current	$V_{IN} = \pm 0.5 V, V_{OUT} = 6 V$	-40	-140		μA
	Sink Current	V _{IN} = ±0.5V, V _{OUT} = 1.5V	40	140		μA
	Open Loop Gain		50	60		dB
	Power Supply Rejection Ratio	11V < V _{CC} < 16.5V	50	60		dB
Current	Error Amplifier					
	Input Voltage Range		-1.5		2	V
	Transconductance	$V_{NON INV} = V_{INV}$, VEAO = 3.75V	50	100	150	μ
	Input Offset Voltage		0	4	15	mV
	Input Bias Current			-0.5	-1.0	μA

Electrical Characteristics(Continued)

Unless otherwise specified, V_{CC} = 15V, R_T = 52.3k Ω , C_T = 470pF, T_A = Operating Temperature Range (Note 1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
	Output High Voltage		6.0	6.7		V
	Output Low Voltage			0.65	1.0	V
	Source Current	$V_{IN} = \pm 0.5V, V_{OUT} = 6V$	-40	-104		μA
	Sink Current	$V_{IN} = \pm 0.5 V, V_{OUT} = 1.5 V$	40	160		μA
	Open Loop Gain		60	70		dB
	Power Supply Rejection Ratio	11V < V _{CC} < 16.5V	60	75		dB
OVP Co	mparator					L
	Threshold Voltage		2.65	2.75	2.85	V
	Hysteresis		175	250	325	mV
Tri-Faul	t Detect	1				1
	Fault Detect HIGH		2.65	2.75	2.85	V
	Time to Fault Detect HIGH	$V_{FB} = V_{FAULT DETECT LOW}$ to $V_{FB} = OPEN. 470pF$ from V_{FB} to GND		2	4	ms
	Fault Detect LOW		0.4	0.5	0.6	V
PFC ILIN	AIT Comparator					I
	Threshold Voltage		-0.9	-1.0	-1.1	V
	(PFC I _{LIMIT} V _{TH} - Gain Modulator Output)		120	220		mV
	Delay to Output			150	300	ns
GAIN M	odulator	1 1		-	1	1
	Gain (Note 3)	$I_{AC} = 100\mu A$, $V_{RMS} = V_{FB} = 0V$	0.60	0.80	1.05	
		$I_{AC} = 50\mu A, V_{RMS} = 1.2V, V_{FB} = 0V$	1.8	2.0	2.40	
		$I_{AC} = 50 \mu A, V_{RMS} = 1.8 V, V_{FB} = 0 V$	0.85	1.0	1.25	
		$I_{AC} = 100 \mu A, V_{RMS} = 3.3 V, V_{FB} = 0 V$	0.20	0.30	0.40	
	Bandwidth	I _{AC} = 100μA		10		MHz
	Output Voltage	$I_{AC} = 350\mu A$, $V_{RMS} = 1V$, $V_{FB} = 0V$	0.60	0.75	0.9	V
Oscillat	or					
	Initial Accuracy	$T_A = 25^{\circ}C$	71	76	81	kHz
	Voltage Stability	11V < V _{CC} < 16.5V		1		%
	Temperature Stability			2		%
	Total Variation	Line, Temp	68		84	kHz
	Ramp Valley to Peak Voltage			2.5		V
	PFC Dead Time		350		650	ns
	C _T Discharge Current	V _{RAMP 2} = 0V, V _{RAMP 1} = 2.5V	3.5	5.5	7.5	mA
Referen	ce	· · · · ·				
	Output Voltage	$T_A = 25^{\circ}C$, $I(V_{REF}) = 1mA$	7.4	7.5	7.6	V
	Line Regulation	11V <v<sub>CC <16.5V</v<sub>		10	25	mV
	Load Regulation	$0mA < I(V_{REF}) < 10mA;$ T _A = 0°C to 70°C		10	20	mV

Electrical Characteristics(Continued)

Unless otherwise specified, V_{CC} = 15V, R_T = 52.3k Ω , C_T = 470pF, T_A = Operating Temperature Range (Note 1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
	Temperature Stability			0.4		%
	Total Variation	Line, Load, Temp	7.35		7.65	V
	Long Term Stability	T _J = 125°C, 1000 Hours		5	25	mV
PFC			l			
	Minimum Duty Cycle	V _{IEAO} > 4.0V			0	%
	Maximum Duty Cycle	V _{IEAO} < 1.2V	90	95		%
	Output Low Voltage	I _{OUT} = -20mA		0.4	0.8	V
		I _{OUT} = -100mA		0.7	2.0	V
		I _{OUT} = 10mA, V _{CC} = 9V		0.4	0.8	V
	Output High Voltage	I _{OUT} = 20mA	V _{CC} - 0.8V			V
		I _{OUT} = 100mA	V _{CC} - 2V			V
	Rise/Fall Time	C _L = 1000pF		50		ns
Clock						
	Duty Cycle		45	47	50	%
Supply						
	Start-up Current	$V_{CC} = 12V, C_{L} = 0$		200	350	μA
	Operating Current	14V, $C_{L} = 0$		5.5	7	mA
	Undervoltage Lockout Threshold		12.4	13	13.6	V
	Undervoltage Lockout Hysteresis		2.5	2.8	3.1	V


Notes

1. Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.


2. Includes all bias currents to other circuits connected to the V_{FB} pin.

3. Gain = K x 5.3V; K = ($I_{GAINMOD} - I_{OFFSET}$) x [I_{AC} (VEAO - 0.625)]⁻¹; VEAO_{MAX}=5V.


Typical Performance Characteristics



Voltage Error Amplifier (VEA) Transconductance (gm)



Current Error Amplifier (IEA) Transconductance (gm)



Gain Modulator Transfer Characteristic (K)

 $K = \frac{(I_{GAINMOD} - 84\mu A)}{IAC \times (5 - 0.625)} mV^{-1}$

Power Factor Correction

Power factor correction makes a nonlinear load look like a resistive load to the AC line. For a resistor, the current drawn from the line is in phase with and proportional to the line voltage, so the power factor is unity (one). A common class of nonlinear load is the input of most power supplies, which use a bridge rectifier and capacitive input filter fed from the line. The peak-charging effect, which occurs on the input filter capacitor in these supplies, causes brief high-amplitude pulses of current to flow from the power line, rather than a sinusoidal current inphase with the line voltage. Such supplies present a power factor to the line of less than one (i.e. they cause significant current harmonics of the power line frequency to appear at their input). If the input current drawn by such a supply (or any other nonlinear load) can be made to follow the input voltage in instantaneous amplitude, it will appear resistive to the AC line and a unity power factor will be achieved.

To hold the input current draw of a device drawing power from the AC line in phase with and proportional to the input voltage, a way must be found to prevent that device from loading the line except in proportion to the instantaneous line voltage. The PFC of the FAN4810 uses a boost-mode DC-DC converter to accomplish this. The input to the converter is the full wave rectified AC line voltage. No bulk filtering is applied following the bridge rectifier, so the input voltage to the boost converter ranges (at twice line frequency) from zero volts to the peak value of the AC input and back to zero. By forcing the boost converter to meet two simultaneous conditions, it is possible to ensure that the current drawn from the power line is proportional to the input line voltage. One of these conditions is that the output voltage of the boost converter must be set higher than the peak value of the line voltage. A commonly used value is 385VDC, to allow for a high line of $270VAC_{rms}$. The other condition is that the current drawn from the line at any given instant must be proportional to the line voltage. Establishing a suitable voltage control loop for the converter, which in turn drives a current error amplifier and switching output driver satisfies the first of these requirements. The second requirement is met by using the rectified AC line voltage to modulate the output of the voltage control loop. Such modulation causes the current error amplifier to command a power stage current that varies directly with the input voltage. In order to prevent ripple, which will necessarily appear at the output of the boost circuit (typically about 10VAC on a 385V DC level), from introducing distortion back through the voltage error amplifier, the bandwidth of the voltage loop is deliberately kept low. A final refinement is to adjust the overall gain of the PFC such to be proportional to $1/V_{IN}2$, which linearizes the transfer function of the system as the AC input voltage varies.

Since the boost converter topology in the FAN4810 PFC is of the current-averaging type, no slope compensation is required.

PFC Circuit Blocks

Gain Modulator

Figure 1 shows a block diagram of the FAN4810. The gain modulator is the heart of the PFC, as it is this circuit block which controls the response of the current loop to line voltage waveform and frequency, rms line voltage, and PFC output voltage. There are three inputs to the gain modulator. These are:

- 1. A current representing the instantaneous input voltage (amplitude and waveshape) to the PFC. The rectified AC input sine wave is converted to a proportional current via a resistor and is then fed into the gain modulator at I_{AC} . Sampling current in this way minimizes ground noise, as is required in high power switching power conversion environments. The gain modulator responds linearly to this current.
- 2. A voltage proportional to the long-term RMS AC line voltage, derived from the rectified line voltage after scaling and filtering. This signal is presented to the gain modulator at V_{RMS} . The gain modulator's output is inversely proportional to V_{RMS}^2 (except at unusually low values of V_{RMS} where special gain contouring takes over, to limit power dissipation of the circuit components under heavy brownout conditions). The relationship between V_{RMS} and gain is called K, and is illustrated in the Typical Performance Characteristics.
- 3. The output of the voltage error amplifier, VEAO. The gain modulator responds linearly to variations in this voltage.

The output of the gain modulator is a current signal, in the form of a full wave rectified sinusoid at twice the line frequency. This current is applied to the virtual-ground (negative) input of the current error amplifier. In this way the gain modulator forms the reference for the current error loop, and ultimately controls the instantaneous current draw of the PFC from the power line. The general form for the output of the gain modulator is:

$$I_{GAINMOD} = \frac{I_{AC} \times VEAO}{V_{RMS}^2} \times 1V$$
 (1)

More exactly, the output current of the gain modulator is given by:

$$I_{GAINMOD} = K \times (VEAO - 0.625V) \times I_{AC}$$

where K is in units of V^{-1} .

Note that the output current of the gain modulator is limited to 500μ A.

REV. 1.0.12 9/24/03

The current error amplifier's output controls the PFC duty cycle to keep the average current through the boost inductor a linear function of the line voltage. At the inverting input to the current error amplifier, the output current of the gain modulator is summed with a current which results from a negative voltage being impressed upon the I_{SENSE} pin. The negative voltage on I_{SENSE} represents the sum of all currents flowing in the PFC circuit, and is typically derived from a current sense resistor in series with the negative terminal of the input bridge rectifier. In higher power applications, two current transformers are sometimes used, one to monitor the ID of the boost MOSFET(s) and one to monitor the I_F of the boost diode. As stated above, the inverting input of the current error amplifier is a virtual ground. Given this fact, and the arrangement of the duty cycle modulator polarities internal to the PFC, an increase in positive current from the gain modulator will cause the output stage to increase its duty cycle until the voltage on ISENSE is adequately negative to cancel this increased current. Similarly, if the gain modulator's output decreases, the output duty cycle will decrease, to achieve a less negative voltage on the ISENSE pin.

Cycle-By-Cycle Current Limiter

The I_{SENSE} pin, as well as being a part of the current feedback loop, is a direct input to the cycle-by-cycle current limiter for the PFC section. Should the input voltage at this pin ever be more negative than -1V, the output of the PFC will be disabled until the protection flip-flop is reset by the clock pulse at the start of the next PFC power cycle.

TriFault Detect[™]

To improve power supply reliability, reduce system component count, and simplify compliance to UL 1950 safety standards, the FAN4810 includes TriFault Detect. This feature monitors VFB (Pin 15) for certain PFC fault conditions.

In the case of a feedback path failure, the output of the PFC could go out of safe operating limits. With such a failure, VFB will go outside of its normal operating area. Should VFB go too low, too high, or open, TriFault Detect senses the error and terminates the PFC output drive.

TriFault detect is an entirely internal circuit. It requires no external components to serve its protective function.

Overvoltage Protection

The OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load should suddenly change. A resistor divider from the high voltage DC output of the PFC is fed to V_{FB} . When the voltage on V_{FB} exceeds 2.75V, the PFC output driver is shut down. The OVP comparator has 250mV of hysteresis, and the PFC will not restart until the voltage at V_{FB} drops below 2.50V. The V_{FB} should be set at a level where the active and passive external power components and the FAN4810 are within their safe operating voltages, but not so low as to interfere with the boost voltage regulation loop.




Figure 1. PFC Block Diagram

Error Amplifier Compensation

The output of the PFC is typically loaded by a PWM converter to produce the low voltages and high currents required at the outputs of a SMPS. PWM loading of the PFC can be modeled as a negative resistor; an increase in input voltage to the PWM causes a decrease in the input current. This response dictates the proper compensation of the two transconductance error amplifiers. Figure 2 shows the types of compensation networks most commonly used for the voltage and current error amplifiers, along with their respective return points. The current loop compensation is returned to V_{REF} to produce a soft-start characteristic on the PFC: as the reference voltage comes up from zero volts, it creates a differentiated voltage on IEAO which prevents the PFC from immediately demanding a full duty cycle on its boost converter. There are two major concerns when compensating the voltage loop error amplifier; stability and transient response. Optimizing interaction between transient response and stability requires that the error amplifier's open-loop crossover frequency should be 1/2 that of the line frequency, or 23Hz for a 47Hz line (lowest anticipated international power frequency). The gain vs. input voltage of the FAN4810's voltage error amplifier has a specially shaped non-linearity such that under steady-state operating conditions the transconductance of the error amplifier is at a local minimum. Rapid perturbations in line or load conditions will cause the input to the voltage error amplifier (V_{FB}) to deviate from its 2.5V (nominal) value. If this happens, thetransconductance of the voltage error amplifier will

increase significantly, as shown in the Typical Performance Characteristics. This raises the gain-bandwidth product of the voltage loop, resulting in a much more rapid voltage loop response to such perturbations than would occur with a conventional linear gain characteristic.

The current amplifier compensation is similar to that of the voltage error amplifier with the exception of the choice of crossover frequency. The crossover frequency of the current amplifier should be at least 10 times that of the voltage amplifier, to prevent interaction with the voltage loop. It should also be limited to less than 1/6th that of the switching frequency, e.g. 16.7kHz for a 100kHz switching frequency.

There is a modest degree of gain contouring applied to the transfer characteristic of the current error amplifier, to increase its speed of response to current-loop perturbations. However, the boost inductor will usually be the dominant factor in overall current loop response. Therefore, this contouring is significantly less marked than that of the voltage error amplifier. This is illustrated in the Typical Performance Characteristics.

For more information on compensating the current and voltage control loops, see Application Note AN42045. Application Note 42030 also contains valuable information for the design of this class of PFC.




Figure 2. Compensation Network Connections for the Voltage and Current Error Amplifiers




Figure 3. External Component Connections to V_{CC}

The oscillator frequency is determined by the values of RT and C_{T} , which determine the ramp and off-time of the oscillator output clock:

$$f_{OSC} = \frac{1}{t_{RAMP} + t_{DEADTIME}}$$
(2)

The dead time of the oscillator is derived from the following equation:

$$t_{RAMP} = C_T \times R_T \times In \frac{V_{REF} - 1.25}{V_{REF} - 3.75}$$
(3)

at $V_{REF} = 7.5V$:

 $t_{RAMP} = C_T \times R_T \times 0.51$

The dead time of the oscillator may be determined using:

$$t_{\text{DEADTIME}} = \frac{2.5\text{V}}{5.5\text{mA}} \times \text{C}_{\text{T}} = 450 \times \text{C}_{\text{T}}$$
(4)

The dead time is so small ($t_{RAMP} >> t_{DEADTIME}$) that the operating frequency can typically be approximated by:

$$f_{OSC} = \frac{1}{t_{RAMP}}$$
(5)

EXAMPLE:

For the application circuit shown in the data sheet, with the oscillator running at:

$$f_{OSC} = 100 \text{kHz} = \frac{1}{t_{RAMP}}$$

Solving for $R_T \ge C_T$ yields 1.96 $\ge 10^{-4}$. Selecting standard components values, $C_T = 390$ pF, and $R_T = 51.1$ k Ω .

Clock Out (Pin 11)

Clock output is a rail to rail CMOS driver. The PMOS can pull up within 15 ohms of the rail and the NMOS can pull down to within 7 ohms of ground.

The clock turns on when the CLKSD pin is greater than 1.25V and the PFC output voltage is at rated operation value. The clock signal can be used to synchronize and provide on/ off control for downstream DC to DC PWM converters.

CLKSD (Pin 5)

A current source of 25μ A supplies the charging current for a capacitor connected to this pin. Start-up delay can be programmed by the following equation:

$$C_{dly} = t_{DELAY} \times \frac{25\mu A}{1.25V}$$
(6)

where C_{dly} is the required soft start capacitance, and t_{DELAY} is the desired start-up delay.

It is important that the start-up delay is long enough to allow the PFC time to generate sufficient output power for the PWM DC converter. The start-up delay should be at least 5ms.

Solving for the minimum value of C_{dlv}:

$$C_{dly} = 5ms \times \frac{25\mu A}{1.25V} = 100nF$$
 (6a)

Generating V_{CC}

The FAN4810 is a voltage-fed part. It requires an external 15V, $\pm 10\%$ (or better) shunt voltage regulator, or some other V_{CC} regulator, to regulate the voltage supplied to the part at 15V nominal. This allows low power dissipation while at the same time delivering 13V nominal gate drive at the PFC OUT output. If using a Zener diode for this function, it is important to limit the current through the Zener to avoid overheating or destroying it. This can be easily done with a single resistor in series with the Vcc pin, returned to a bias supply of typically 18V to 20V. The resistor's value must be chosen to meet the operating current requirement of the FAN4810 itself (7mA, max.) plus the current required by the gate driver output and zener diode.

EXAMPLE:

With a V_{BIAS} of 20V, a V_{CC} of 15V and the FAN4810 driving a total gate charge of 38nC at 100kHz (e.g., 1 IRF840 MOSFET), the gate driver current required is:

 $I_{GATEDRIVE} = 100 \text{kHz} \times 38 \text{nC} = 3.8 \text{mA}$ (7)

$$R_{BIAS} = \frac{V_{BIAS} - V_{CC}}{I_{CC} + I_G + I_Z}$$
(8)

$$R_{BIAS} = \frac{20V - 15V}{7mA + 3.8mA + 5mA} = 316\Omega$$

Choose $R_{BIAS} = 330\Omega$.

The FAN4810 should be locally bypassed with a 1.0μ F ceramic capacitor. In most applications, an electrolytic capacitor of between 47μ F and 220μ F is also required across the part, both for filtering and as part of the start-up bootstrap circuitry.

Typical Applications

Figure 4 is the application circuit for a complete 125W power factor corrected power supply, designed using the methods and general topology detailed in Application Note 42046.

10





Figure 4. 125W Power Factor Corrected Power Supply Using AN42046

Package Dimensions

16-Lead Plastic Dual Inline Package (PDIP) 0.300" Body Width





Symbol	Inc	hes	Millimeters		Notes
Symbol	Min.	Max.	Min.	Max.	Notes
Α	_	.210	_	5.33	
A1	.015	—	.38	—	
A2	.115	.195	2.93	4.95	
В	.014	.022	.36	.56	
B1	.045	.070	1.14	1.78	
С	.008	.014	.20	.36	4
D	.745	.840	18.92	21.33	2
D1	.005	_	.13	—	
Е	.300	.325	7.62	8.26	
E1	.240	.280	6.10	7.11	2
е	.100	BSC	2.54	BSC	
eB	—	.430	—	10.92	
L	.115	.160	2.92	4.06	
Ν	1	6	16		5


Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.

- "D" and "E1" do not include mold flashing. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- 3. Terminal numbers are shown for reference only.
- 4. "C" dimension does not include solder finish thickness.
- 5. Symbol "N" is the maximum number of terminals.







Package Dimensions (Continued)


16-Lead Small Outline IC (SOIC) 0.150"




Symbol	Inc	hes	Millimeters		Notes	
Symbol	Min.	Max.	Min.	Max.	notes	
Α	.053	.069	1.35	1.75		
A1	.004	.010	0.10	0.25		
В	.013	.020	0.33	0.51		
С	.0075	.010	0.19	0.25	5	
D	.386	.394	9.80	10.00	2	
E	.150	.158	3.81	4.00	2	
е	.050	BSC	1.27 BSC			
Н	.228	.244	5.80	6.20		
h	.010	.020	0.25	0.50		
L	.016	.050	0.40	1.27	3	
Ν	16		1	6	6	
α	0 °	8°	0°	8°		
CCC	—	.004	—	0.10		

Notes:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. Terminal numbers are shown for reference only.
- 5. "C" dimension does not include solder finish thickness.
- 6. Symbol "N" is the maximum number of terminals.





Ordering Information

Part Number	Temperature Range	Package
FAN4810N	0°C to 70°C	16-Pin MDIP (P16)
FAN4810M	0°C to 70°C	16-Pin Narrow SOIC (S16N)
FAN4810MX	0°C to 70°C	16-Pin Narrow SOIC in Tape & Reel

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury of the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com