

#### 8Kx8 AutoStore nvSRAM

#### **FEATURES**

- 25, 35, 45, 55 ns Read Access & Write Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 1 Million STORE Cycles
- 100-Year Non-volatile Data Retention
- Single 5V ± 10% Power Supply
- Commercial, Industrial, Military Temperatures
- 28-pin 330-mil SOIC, 300-mil PDIP, and 600-mil PDIP Packages (RoHS-Compliant)
- 28-Pin CDIP and LCC Military Packages


## DESCRIPTION

The Simtek STK12C68 is a 64Kb fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.


The Simtek nvSRAM is the first monolithic non-volatile memory to offer unlimited writes and reads. It is the highest performance, most reliable non-volatile memory available.




This product conforms to specifications per the terms of Simtek standard warranty. The product has completed Simtek internal qualification testing and has reached production status.

## Block Diagram

#### Packages





28-pin SOIC 28-pin DIP

#### 28-pin LCC

## **Pin Descriptions**

Pin Name	I/O	Description
A <sub>12</sub> -A <sub>0</sub>	Input	Address: The 13 address inputs select one of 8,192 bytes in the nvSRAM array
DQ7-DQ0	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location latched by the falling edge of $\overline{E}$
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tri-state.
V <sub>CC</sub>	Power Supply	Power: 5.0V, <u>+</u> 10%
HSB	I/O	Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
V <sub>CAP</sub>	Power Supply	AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements.
V <sub>SS</sub>	Power Supply	Ground





### **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Voltage on Input Relative to Ground –0.5V to 7.0V
Voltage on Input Relative to $V_{SS}$ 0.6V to ( $V_{CC}$ + 0.5V)
Voltage on $DQ_{0-7}$ or $\overline{HSB}$ 0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias55°C to 125°C
Storage Temperature
Power Dissipation1W
DC Output Current (1 output at a time, 1s duration)15mA

Package Thermal Characteristics - See Website at http://www.simtek.com

## DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## $(\text{VCC}=5.0\text{V}\pm10\%)^{\text{e}}$

SYMBOL	PARAMETER	СОММ	ERCIAL	-	STRIAL ITARY	UNITS	NOTES
		MIN	MAX	MIN	MAX		
I <sub>CC1</sub> b	Average V <sub>CC</sub> Current		85 75 65 		85 75 65 55	mA mA mA mA	$\begin{split} t_{\text{AVAV}} &= 25\text{ns} \text{ (commercial and industrial only)} \\ t_{\text{AVAV}} &= 35\text{ns} \\ t_{\text{AVAV}} &= 45\text{ns} \text{ (commercial and industrial only)} \\ t_{\text{AVAV}} &= 55\text{ns} \end{split}$
I <sub>CC2</sub> c	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max
I <sub>CC3</sub> b	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I <sub>CC4</sub> <sup>c</sup>	Average V <sub>CAP</sub> Current during AutoStore Cycle		2		2	mA	All Inputs Don't Care
I <sub>SB1</sub> <sup>d</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)		27 24 20 		27 24 20 19	mA mA mA mA	$\begin{array}{l} t_{AVAV} = 25ns, \ \overline{E} \geq V_{IH} \ (commercial \ and \ industrial \ only) \\ t_{AVAV} = 35ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \ \overline{E} \geq V_{IH} \ (commercial \ and \ industrial \ only) \\ t_{AVAV} = 55ns, \ \overline{E} \geq V_{IH} \end{array}$
I <sub>SB2</sub> <sup>d</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		1.5		2.5	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±5		±5	μΑ	$\begin{array}{l} V_{CC} = max \\ V_{IN} = V_{SS} \text{ to } V_{CC}, \ \overline{E} \ \text{ or } \ \overline{G} \geq V_{IH} \end{array}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> – .5	0.8	$V_{SS}5$	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA except HSB
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA except HSB
V <sub>BL</sub>	Logic "0" Voltage on HSB Output		0.4		0.4	V	I <sub>OUT</sub> = 3mA
T <sub>A</sub>	Operating Temperature	0	70	-40/-55	85/125	°C	

Note b: I<sub>CC1</sub> and I<sub>CC3</sub> are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: I<sub>CC2</sub> and I<sub>CC4</sub> are the average currents required for the duration of the respective STORE cycles (t<sub>STORE</sub>).

Note d:  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

Note e: V<sub>CC</sub> reference levels throughout this datasheet refer to V<sub>CC</sub> if that is where the power supply connection is made, or V<sub>CAP</sub> if V<sub>CC</sub> is connected to ground.

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels1.5V
Output Load See Figure 1

## **CAPACITANCE**<sup>f</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.

#### Document Control #ML0008 Rev 2.0 June, 2008




Figure 1. AC Output Loading



#### SRAM READ CYCLES #1 & #2

## $(V_{CC} = 5.0V \pm 10\%)^{e}$


NO.	SYMBOLS	6	PARAMETER		2C68, C68-5-25		2C68, C68-5-35		2C68, 268-5-45	STK12C68, STK12C68-5-55		UNITS
	#1, #2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45		55	ns
2	t <sub>AVAV</sub> <sup>g</sup> , t <sub>ELEH</sub> <sup>g</sup>	t <sub>RC</sub>	Read Cycle Time	25		35		45		55		ns
3	t <sub>AVQV</sub> h	t <sub>AA</sub>	Address Access Time	Address Access Time			35		45		55	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	t <sub>OE</sub> Output Enable to Data Valid		10		15		20		35	ns
5	t <sub>AXQX</sub> h	t <sub>OH</sub>	Output Hold after Address Change			5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	5		5		5		5		ns
7	t <sub>EHQZ</sub> i	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		10		10		12		12	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		0		ns
9	t <sub>GHQZ</sub> i	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		10		12		12	ns
10	t <sub>ELICCH</sub> f	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	t <sub>EHICCL</sub> f	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45		55	ns

Note g:  $\overline{W}$  and  $\overline{HSB}$  must be high during SRAM READ cycles.


Note h: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low.

Note i: Measured  $\pm$  200mV from steady state output voltage.

### SRAM READ CYCLE #1: Address Controlled<sup>g, h</sup>



## **SRAM READ CYCLE #2:** $\overline{E}$ and $\overline{G}$ Controlled<sup>g</sup>





#### SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^{e}$ 


NO.	SYMBOLS			PARAMETER	STK12C68, STK12C68-5-25		STK12C68, STK12C68-5-35		STK12C68, STK12C68-5-45		STK12C68, STK12C68-5-55		UNITS
	#1	#2	Alt.	м		MAX	MIN	MAX	MIN	MAX	MIN	MAX	
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		55		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		45		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		45		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		25		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		45		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		0		ns
20	t <sub>WLQZ</sub> <sup>i, j</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		10		13		14		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		5		ns

Note j: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.


Note k:  $\underline{\overline{E} \text{ or } W}$  must be  $\ge V_{IH}$  during address transitions.

Note I: HSB must be high during SRAM WRITE cycles.

## SRAM WRITE CYCLE #1: W Controlled<sup>k, I</sup>



## SRAM WRITE CYCLE #2: E Controlled<sup>k, I</sup>







#### HARDWARE MODE SELECTION

Ē	W	HSB	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
н	Х	Н	Х	Not Selected	Output High Z	Standby	
L	н	н	Х	Read SRAM	Output Data	Active	0
L	L	Н	Х	Write SRAM	Input Data	Active	
Х	Х	L	Х	Nonvolatile STORE	Output High Z	I <sub>CC2</sub>	m
L	н	Н	0000 1555 0AAA 1FFF 10F0 0F0F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub>	n, o
L	н	Н	0000 1555 0AAA 1FFF 10F0 0F0E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output DataOutput Data Output Data Output Data Output Data Output High Z	Active	n, o

Note m: HSB STORE operation occurs only if an SRAM WRITE has been done since the last nonvolatile cycle. After the STORE (if any) completes, the part will go into standby mode, inhibiting all operations until HSB rises.

Note n: The six consecutive addresses must be in the order listed. W must be high during all six consecutive E controlled cycles to enable a nonvolatile cycle.

Note o: I/O state assumes  $\overline{G} \le V_{IL}$ . Activation of nonvolatile cycles does not depend on state of  $\overline{G}$ .

## HARDWARE STORE CYCLE

 $(V_{CC} = 5.0V \pm 10\%)^{e}$ 


NO.	SYMBOLS		PARAMETER		2C68, 2C68-5	UNITS	NOTES
	Standard	Alternate		MIN	MAX		
22	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms	i, p
23	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μS	i, q
24	t <sub>RECOVER</sub>	t <sub>HHQX</sub>	Hardware STORE High to Inhibit Off		700	ns	p, r
25	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	
26	t <sub>HLBL</sub>		Hardware STORE Low to Store Busy		300	ns	

Note p:  $\overline{E}$  and  $\overline{G}$  low for output behavior.

Note  $q: \overline{E}$  and  $\overline{G}$  low and  $\overline{W}$  high for output behavior.

Note r: t<sub>RECOVER</sub> is only applicable after t<sub>STORE</sub> is complete.

#### HARDWARE STORE CYCLE





#### AutoStore™/POWER-UP RECALL


 $(V_{CC} = 5.0V \pm 10\%)^{e}$ 

NO.	SYM	BOLS	PARAMETER	STK1 STK12	2C68, 2C68-5	UNITS	NOTES
	Standard	Alternate		MIN	MAX		
27	t <sub>RESTORE</sub>		Power-up RECALL Duration		550	μS	S
28	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms	p, q, t
29	t <sub>VSBL</sub>		Low Voltage Trigger (V <sub>SWITCH</sub> ) to HSB Low		300	ns	1
30	t <sub>DELAY</sub>	t <sub>BLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μS	р
31	V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V	
32	V <sub>RESET</sub>		Low Voltage Reset Level		3.9	V	

Note s:  $t_{RESTORE}$  starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.

Note t: HSB is asserted low for 1µs when V<sub>CAP</sub> drops through V<sub>SWITCH</sub>. If an SRAM WRITE has not taken place since the last nonvolatile cycle, HSB will be released and no *STORE* will take place.

#### AutoStore™/POWER-UP RECALL





## SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>∨</sup>


 $(V_{CC} = 5.0V \pm 10\%)^{e}$ 

NO.	SYMB	IBOLS PARAMETER STK12C68, STK12C68, STK12C68-5-25 STK12C68-5-3		2C68, 68-5-35	STK12C68, 5 STK12C68-5-45		STK12C68, STK12C68-5-55		UNITS	NOTES			
	Standard	Alternate			MAX	MIN	MAX	MIN	MAX	MIN	MAX		
33	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		55		ns	р
34	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		0		0		ns	u
35	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		25		30		30		ns	u
36	t <sub>ELAX</sub>		Address Hold Time	20		20		20		20		ns	u
37	t <sub>RECALL</sub>		RECALL Duration		20		20		20		20	μS	

Note u: The software sequence is clocked on the falling edge of  $\overline{E}$  without involving  $\overline{G}$  (double clocking will abort the sequence). See application note: MA0002 http://www.simtek.com/attachments/AppNote02.pdf.

Note v: The six consecutive addresses must be in the order listed in the Software *STORE/RECALL* Mode Selection Table: (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a *RECALL* cycle. W must be high during all six consecutive cycles.

## SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>v</sup>





## **DEVICE OPERATION**

The STK12C68, STK12C68-5 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to Nonvolatile Elements (the *STORE* operation) or from Nonvolatile Elements to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

## NOISE CONSIDERATIONS

The STK12C68, STK12C68-5 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu$ F connected between V<sub>CAP</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

## SRAM READ

The STK12C68, STK12C68-5 performs a READ cycle whenever E and G are low and W and HSB are high. The address specified on pins  $A_{0-12}$  determines which of the 8,192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ cycle #1). If the READ is initiated by E or G, the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until E or G is brought high, or W or HSB is brought low.

### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into the memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CAP} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CAP}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK12C68, STK12C68-5 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system V<sub>cc</sub> or between  $\overline{E}$  and system V<sub>cc</sub>.

## SOFTWARE NONVOLATILE STORE

The STK12C68, STK12C68-5 software *STORE* cycle is initiated by executing sequential  $\overline{E}$  controlled READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE cycle

The software sequence must be clocked with  $\overline{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.



## SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the Nonvolatile Elements. The nonvolatile data can be recalled an unlimited number of times.

## AutoStore MODE

The STK12C68, STK12C68-5 can be powered in one of three modes.

During normal AutoStore operation, the STK12C68, STK12C68-5 will draw current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the  $V_{CAP}$  pin drops below  $V_{SWITCH}$ , the part will automatically disconnect the  $V_{CAP}$  pin from  $V_{CC}$  and initiate a *STORE* operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between  $68\mu$ F and  $220\mu$ F (± 20%) rated at 6V should be provided.

In system power mode, both V<sub>CC</sub> and V<sub>CAP</sub> are connected to the + 5V power supply without the  $68\mu$ F capacitor. In this mode the AutoStore function of the STK12C68, STK12C68-5 will operate on the stored system charge as power goes down. The user must, however, guarantee that V<sub>CC</sub> does not drop below 3.6V during the 10ms *STORE* cycle.

## AutoStore INHIBIT MODE

If an automatic STORE on power loss is not required, then  $V_{\text{CC}}$  can be tied to ground and + 5V applied to

 $V_{CAP}$  (Figure 3). This is the AutoStore Inhibit mode, in which the AutoStore function is disabled. If the STK12C68, STK12C68-5 is operated in this configuration, references to  $V_{CC}$  should be changed to  $V_{CAP}$ throughout this data sheet. In this mode, *STORE* operations may be triggered through software control or the HSB pin. To enable or disable AutoStore using an IO port pin, see "PREVENTING STORES" on page 11.

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving HSB low will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. An optional pull-up resistor is shown connected to HSB. This can be used to signal the system that the AutoStore cycle is in progress.

If the power supply drops faster than 20  $\mu$ s/volt before V<sub>CC</sub> reaches V<sub>SWITCH</sub>, then a 2.2 ohm resistor should be inserted between V<sub>CC</sub> and the system supply to avoid momentary excess of current between V<sub>CC</sub> and V<sub>Cap</sub>.




Figure 2: AutoStore Mode \*If HSB is not used, it should be left unconnected.




Figure 3: AutoStore Inhibit Mode



## HSB OPERATION

The STK12C68, STK12C68-5 provides the HSB pin for controlling and acknowledging the *STORE* operations. The HSB pin is used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK12C68, STK12C68-5 will conditionally initiate a *STORE* operation after  $t_{DELAY}$ ; an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the *STORE* operation is initiated. After HSB goes low, the STK12C68, STK12C68-5 will continue SRAM operations for  $t_{DE-LAY}$  During  $t_{DELAY}$ , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time,  $t_{DELAY}$ , to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

The HSB pin can be used to synchronize multiple STK12C68, STK12C68-5s while using a single larger capacitor. To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK12C68, STK12C68-5s. An external pull-up resistor to + 5V is required since HSB acts as an open drain pull down. The  $V_{CAP}$  pins from the other STK12C68, STK12C68-5 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK12C68, STK12C68-5s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a STORE cycle (a STORE will take place in those STK12C68, STK12C68-5s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the <u>STK12C68</u>, STK12C68-5 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK12C68, STK12C68-5 will remain disabled until the HSB pin returns high.

If HSB is not used, it should be left unconnected.

#### **PREVENTING STORES**

The *STORE* function can be disabled on the fly by holding HSB high with a driver capable of sourcing 30mA at a V<sub>OH</sub> of at least 2.2V, as it will have to overpower the internal pull-down device that drives HSB low for 20µs at the onset of a *STORE*. When the STK12C68, STK12C68-5 is connected for AutoStore operation (system V<sub>CC</sub> connected to V<sub>CC</sub> and a 68µF capacitor on V<sub>CAP</sub>) and V<sub>CC</sub> crosses V<sub>SWITCH</sub> on the way down, the STK12C68, STK12C68-5 will attempt to pull HSB low; if HSB doesn't actually get below V<sub>IL</sub>, the part will stop trying to pull HSB low and abort the *STORE* attempt.

## HARDWARE PROTECT

The STK12C68, STK12C68-5 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated *STORE* operations and SRAM WRITES are inhibited.


AutoStore can be completely disabled by tying  $V_{cc}$  to ground and applying + 5V to  $V_{CAP}$ . This is the AutoStore Inhibit mode; in this mode, *STORE*s are only initiated by explicit request using either the software sequence or the HSB pin.


### LOW AVERAGE ACTIVE POWER

The STK12C68, STK12C68-5 draws significantly less current when it is cycled at times longer than 50ns. Figure 4 shows the relationship between  $I_{cc}$ and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{cc} = 5.5V$ , 100% duty cycle on chip enable). Figure 5 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK12C68, STK12C68-5 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V<sub>cc</sub> level; and 7) I/O loading.









## **BEST PRACTICES**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:


- · The non-volatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (e.g., complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the

desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).

 The V<sub>cap</sub> value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V<sub>cap</sub> value because the higher inrush currents may reduce the reliability of the internal pass transistor. Customers that want to use a larger V<sub>cap</sub> value to make sure there is extra store charge should discuss their V<sub>cap</sub> size selection with Simtek.




## **COMMERCIAL AND INDUSTRIAL ORDERING INFORMATION**



L = Ceramic 28-pin LLC









#### **ORDERING INFORMATION**

Part Number	Description		Access Times
STK12C68-C35	5V 8Kx8 AutoStore nvSRAM	CDIP28-300	35 ns access time
STK12C68-C45	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-L35	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-L45	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-PF25	5V 8Kx8 AutoStore nvSRAM	PDIP28-600	25 ns access time
STK12C68-PF45	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-SF25	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-SF25TR	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-SF45	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-SF45TR	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-WF25 STK12C68-WF45	5V 8Kx8 AutoStore nvSRAM		25 ns access time 45 ns access time
	5V 8Kx8 AutoStore nvSRAM		
STK12C68-C35I	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-C45I	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-L35I	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-L45I	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-PF25I	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-PF45I	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-SF25I	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-SF25ITR	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-SF45I	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-SF45ITR	5V 8Kx8 AutoStore nvSRAM		45 ns access time
STK12C68-WF25I	5V 8Kx8 AutoStore nvSRAM		25 ns access time
STK12C68-WF45I	5V 8Kx8 AutoStore nvSRAM		45 ns access time
SMD5962-9459901MXA	5V 8Kx8 AutoStore nvSRAM		55 ns access time
SMD5962-9459901MXC	5V 8Kx8 AutoStore nvSRAM		55 ns access time
SMD5962-9459901MXX	5V 8Kx8 AutoStore nvSRAM		55 ns access time
SMD5962-9459901MYA	5V 8Kx8 AutoStore nvSRAM		55 ns access time
SMD5962-9459901MYX	5V 8Kx8 AutoStore nvSRAM		55 ns access time
SMD5962-9459903MXA	5V 8Kx8 AutoStore nvSRAM		35 ns access time
SMD5962-9459903MXC	5V 8Kx8 AutoStore nvSRAM		35 ns access time
SMD5962-9459903MXX	5V 8Kx8 AutoStore nvSRAM		35 ns access time
SMD5962-9459903MYA	5V 8Kx8 AutoStore nvSRAM		35 ns access time
SMD5962-9459903MYX	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5C35M	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5C55M	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5K35M	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5K55M	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5L35M	5V 8Kx8 AutoStore nvSRAM		35 ns access time
STK12C68-5L55M	5V 8Kx8 AutoStore nvSRAM	LUU28	35 ns access time


Temperature


Commercial Industrial Military Military



## **Package Diagrams**


#### 28-Lead, 330 mil SOIC Gull Wing








## 28-Lead 300 mil PDIP






Document Control #ML0008 Rev 2.0 June, 2008

### 28-Lead, 600 mil PDIP






#### 28-Lead, 300 mil Side Braze DIL





#### 28-Pad, 350 mil Ceramic LCC





#### **Document Revision History**

Revision	Date	Summary	
0.0	December 2002	2 Combined commercial, industrial and military data sheets. Removed 20 nsec device.	
0.1	January 2003	Added 35ns SMD to order information	
0.2	July 2003	Added "28 - SOIC" label to page 1 pinout drawing	
0.3	September 2003	Added lead-free lead finish	
0.4	October 2003	Restored "W" 600 mil DIP package to ordering information	
0.5	March 2006	Removed Commercial 35 ns and leaded lead finish, Removed Military 45ns device	
0.6	0.6 August 2006 Reformat SMD Ordering Information to SDDC Part Number Format		
0.7	February 2007	Add Fast Power-Down Slew Rate Information Restore Comm/Ind C & L Package Options Add Tape Reel Ordering Options Add Product Ordering Code Listing Add Package Outline Drawings Reformat Entire Document	
0.8	July 2007	extend definition of t <sub>HZ</sub> (#7) update fig. SRAM READ CYCLE #2, SRAM WRITE CYCLE #1, update notes in tables HARDWARE STORE CYCLE, AutoStore / POWER_UP RECALL, update Note s and Note u split off SOFTWARE STORE / RECALL MODE SELEKTION table to clarify product usage	
2.0	June 2008	Added STK-12C68-5 part number to header. Page 3: in the DC characteristics table, identified access times valid for commercial and industrial appli- cations only; referred users to Website for package thermal characteristics. Page 4: in SRAM Read Cycles #1 & #2 table, revised description for t <sub>ELQX</sub> and t <sub>ELQX</sub> , and changed Symbol #2 to t <sub>ELEH</sub> for Read Cycle Time; updated SRAM Read Cycle #2 timing diagram and changed title to add G controlled. Page 11: under HSB Operation, revised first paragraph to read "The HSB pin has a very resistive pullup" Page 14: added access time column to table.	

#### SIMTEK STK12C68, STK12C68-5 Datasheet, June 2008

Copyright 2008, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.



