## TEST AND MEASUREMENT PRODUCTS

## Description

The Edge6435/6436 is a low-cost, 40-channel, monolithic ATE level DAC solution manufactured in a wide-voltage bi-CMOS process.

The Edge6435/6436 features independent buffered voltage and current outputs that are serially programmed and can be used to provide all of the reference levels required for up to 8 channels of pin electronics in an ATE system.

## Designated Voltage Output DACs

- Wide Voltage Range (16.75V)
- Adjustable Full-Scale Range
- Adjustable Minimum Offset Voltage
- 13-bit Resolution
- 11-bit Accuracy (E6436)
- 10-bit Accuracy (E6435)


## Selectable Voltage/Current Output DACs

- Wide Voltage/Current Range (16.75V/2 mA)
- Adjustable Full-Scale Range
- Adjustable Minimum Offset
- Configurable as either Voltage or Current Output
- 13-bit Resolution
- 11-bit Accuracy (E6436)
- 10-bit Accuracy (E6435)


## Designated Current Output DACs

- 1.6 mA Range
- Adjustable Full-Scale Range
- 6-bit Resolution

On-chip, digital storage of offset and gain calibration coefficients allow the E6435/6436 output levels to be programmed using "Ideal Code", helping to reduce some of the complexity and time normally associated with programming level DACs in ATE systems.

PINCAST allows the Edge6435/6436 to further reduce this complexity and time by allowing channels across multiple Edge6435/6436 devices to be digitally assigned to up to 8 distinct sets that can be addressed and programmed with a limited number of instructions.

The Edge6435/6436 features 2 ranks of input latches into each DAC, whereby all DAC values may be updated at one time.

For Automated Test Equipment, the Edge6435/6436 can support Pin Electronics and Parametric Measurement Units whose outputs are in the range of -3.25 V to +13 V , and Driver Super Voltages to +13 V after calibration. It provides 10 or 5 per pin levels for 4 or 8 channels respectively. The Edge6435/6436 is designed such that DACs may be shared for various levels whereby minimizing the total number of DACs required in a specific application.

## Features

- 40 DACs Partitioned into 4 Groups for 4 or 8 Pin Channels
- Wide Voltage Output Range (16.75V Range)
- 24 Voltage DACs per Package
- 8 Voltage / Current DACs per Package
- 8 Current DACs per Package
- Adjustable Full-Scale Range and Offset per Group
- DUT GND or Analog GND Reference per Group
- Self-Calibrating DACs via Internal Offset, Gain Registers
- Two Offset, Gain Registers to Support Sharing of DACs
- DAC Programming per Channel or Set of Channels
- Readback of DAC Input Data and Output Value
- Small 100-Pin MQFP Package
- Low-Cost, Highly Integrated Multi-DAC Solution


## Applications

- Automated Test Equipment (ATE)
- Cost Sensitive applications requiring multiple programmable voltage and currents

TEST AND MEASUREMENT PRODUCTS

## Functional Block Diagram



## TEST AND MEASUREMENT PRODUCTS

PIN Description

| Pin Name | Pin \# | Description |
| :---: | :---: | :---: |
| Power Supplies |  |  |
| AVCC | 29,58,76 | Positive Analog Supply Pins (Output Buffer Supply) |
| AVEE | $\begin{gathered} 2,3,22,27,28 \\ 57,61,73,77 \end{gathered}$ | Negative Analog Supply Pins |
| AVDD | 21, 26, 60, 74, 96 | Positive Analog Supply Pins (Core DAC Supply) |
| AGND | 20, 25, 59, 75, 99 | Analog Supply Ground Pins |
| DVDD | 65, 67 | Digital Supply Input Pins |
| DGND | 64, 68 | Digital Supply Ground Pins |
| VREF | 4, 63, 69 | Reference Voltage Input |
| Digital I/O Pins |  |  |
| CLKIN | 14 | Clock input pin. |
| SDIN | 12 | Serial data input pin that is used to read 24-bit words into the E6435 input shift register. |
| LOAD | 15 | Digital input pin that triggers the transfer of data from the serial data input shift register to the central DAC register at up to 33 MHz . |
| STORE | 10 | Digital input pin that is used to update the rank A latches. |
| UPDATE | 9 | Digital input pin that is used to update the rank B latches. |
| RANK | 66 | Digital input pin that selects either data in the rank $A$ or rank $B$ latches as the DAC input. |
| FORMAT | 11 | Digital input pin used to select between "4-channel" or "8-channel" decoding schemes. |
| RESET* | 7 | Digital input pin that is used to initialize the E6435 by placing it into a known state. |
| DACEN | 6 | Digital input pin that is used to set all DAC outputs ~0V (Voltage output DACs) or $\sim 0 \mathrm{~mA}$ (Current output DACs). |
| SDOUT | 17 | Serial data output pin. |
| Diagnostic Pins |  |  |
| TEST_MODE | 16 | Digital input pin that is used to enable/disable the DAC_OUT and LD_OUT functions. |
| DAC_OUT | 54 | High impedance analog voltage output pin that displays the output level of a selected DAC (used for system level diagnostics) when enabled using the TEST_MODE pin. |
| SHIFTOUT* | 8 | Digital input pin that is used to begin the transmission of serial data through the LD_OUT pin. |
| LD_OUT | 13 | Serial data output pin used to display the binary value stored in a selected rank A or rank B latch. |

## TEST AND MEASUREMENT PRODUCTS

PIN Description (continued)

| Pin Name | Pin \# | Description |
| :---: | :---: | :---: |
| 13-Bit Voltage Output DACs |  |  |
| VOUTA_0 <br> VOUTA_1 <br> VOUTA_2 <br> VOUTA_3 <br> VOUTA_4 <br> VOUTA_5 <br> VOUTA_6 <br> VOUTA_7 <br> VOUTA_8 <br> VOUTA_9 <br> VOUTA_10 <br> VOUTA-11 <br> VOUTA_12 <br> VOUTA_13 <br> VOUTA_14 <br> VOUTA_15 | 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 | Group A Voltage DAC Output Pins. |
| VOUTB_0 <br> VOUTB_1 <br> VOUTB 2 <br> VOUTB_3 <br> VOUTB_4 <br> VOUTB_5 <br> VOUTB_6 <br> VOUTB_7 | $\begin{aligned} & 30 \\ & 31 \\ & 32 \\ & 33 \\ & 34 \\ & 35 \\ & 36 \\ & 37 \end{aligned}$ | Group B Voltage DAC Output Pins. |
| 13_Bit Selectable Voltage/Current Output DACs |  |  |
| VOUTC_0 VOUTC 1 VOUTC-2 VOUTC_3 VOUTC_4 VOUTC_5 VOUTC_6 VOUTC_7 | $\begin{aligned} & 38 \\ & 41 \\ & 42 \\ & 45 \\ & 46 \\ & 49 \\ & 50 \\ & 53 \end{aligned}$ | Group C Voltage DAC Output Pins. |
| IOUTC_0 IOUTC_1 IOUTC_2 IOUTC_3 IOUTC_4 IOUTC_5 IOUTC_6 IOUTC_-7 | $\begin{aligned} & 39 \\ & 40 \\ & 43 \\ & 44 \\ & 47 \\ & 48 \\ & 51 \\ & 52 \end{aligned}$ | Group C Current DAC Output Pins. |
| 6-Bit Current Output DACs |  |  |
| IOUTD 0 <br> IOUTD 1 <br> IOUTD_2 <br> IOUTD_3 <br> IOUTD_4 <br> IOUTD_5 <br> IOUTD_6 <br> IOUTD_7 | $\begin{gathered} 18 \\ 19 \\ 1 \\ 100 \\ 98 \\ 97 \\ 95 \\ 94 \end{gathered}$ | Group D Current DAC Output Pins. |

TEST AND MEASUREMENT PRODUCTS
PIN Description (continued)

| Pin Name | Pin \# | Description |
| :---: | :---: | :---: |
| Resistor Connections |  |  |
| R_MASTER | 70 | External resistor connection used in combination with R_VGAIN_A, R_VGAIN_B, and R_VGAIN_C to set the maximum output range for the Group $A, \bar{B}$, and $C$ voltage output DĀCs. |
| R_VGAIN_A | 71 | External Resistor connection used in combination with R_MASTER to set the maximum range for the group A voltage DAC outputs. |
| R_VGAIN_B | 24 | External Resistor connection used in combination with R_MASTER to set the maximum range for the group $B$ voltage DAC outputs. |
| R_VGAIN_C | 56 | External Resistor connection used in combination with R_MASTER to set the maximum range for the group $C$ voltage DAC outputs. |
| R_OFFSET_A | 72 | External resistor connection used to set the base offset voltage for group A voltage DAC outputs. |
| R_OFFSET_B | 23 | External resistor connection used to set the base offset voltage for group B voltage DAC outputs. |
| R_OFFSET_C | 55 | External resistor connection used to set the base offset voltage for group C voltage DAC outputs. |
| R_IGAIN_C | 62 | External resistor connection used to set the maximum range for the group C current DAC outputs. |
| R_IGAIN_D | 5 | External resistor connection used to set the maximum range for the group D current DAC outputs. |

## TEST AND MEASUREMENT PRODUCTS

## PIN Description (continued)



## TEST AND MEASUREMENT PRODUCTS

## Circuit Description

## Chip Overview

The Edge6435/6436 provides 40 output levels. These outputs can easily be configured to generate the specific analog voltage and current requirements for 4 or 8 channels of ATE pin electronics including:

- 3 level driver
- Window comparator
- Active load
- Per pin PMU or PTU
without requiring any scaling or shifting via external components.

Selection of 4 or 8 channel format is via the FORMAT input.

Programming of the chip is done using a 6 wire digital interface comprised of:

- Serial Data In
- Clock In
- Load


## Grouping of DACs

DACs are separated into 4 or 8 channels of 4 distinct functional groups. Groups are defined by:

- Type (voltage or current output)
- Resolution (\# of bits)
- Output range
- Output compliance.

Table 1 defines the DACs on a per group and channel basis.

Group C DACs have both voltage and current output pins.
Group C DACs can be individually configured via the serial interface to be either a voltage or current DAC (but not both at the same time).

Tables 3 and 4 identify the code needed to configure Group C DACs. Please note that 24 clock cycles are required to load the configuration code for each channel.

| Attribute |  | Group A | $\begin{gathered} \text { Group } \\ \text { B } \end{gathered}$ | Group C | $\begin{gathered} \text { Group } \\ \text { D } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Total \# of DACs in Group | 4 CH Format | 4 per channel | 2 per channel | 2 per channel | 2 per channel |
|  | 8 CH Format | 2 per channel | 1 per channel | 1 per channel | 1 per channel |
| Type |  | V | V | V/I | I |
| Resolution (\# of bits) |  | 13 | 13 | 13 | 6 |
| Output Range: <br> Max DAC Range (Note 1) Offset Range |  | $\begin{gathered} 16.75 \mathrm{~V} \\ -3.5 \mathrm{~V} \text { to }-0.75 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 16.75 \mathrm{~V} \\ -3.5 \mathrm{~V} \text { to }-0.75 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 16.75 \mathrm{~V} \\ -3.5 \mathrm{~V} \text { to }-0.75 \mathrm{~V} \\ \text { or } \\ 2.05 \mathrm{~mA} \\ \text { (Note } 2 \text { ) } \end{gathered}$ | 1.6 mA |
| Adjustable Output Offset |  | yes | yes | yes for Vout no for lout | no |
| Compliance |  | $\pm 200 \mu \mathrm{~A}$ | $\pm 200 \mu \mathrm{~A}$ | $\begin{gathered} \pm 200 \mu \mathrm{~A}(\mathrm{~V}) \\ -0.2 \text { to }+3 \mathrm{~V}(\mathrm{I}) \end{gathered}$ | -0.2 to +3V |

Note 1: The max DAC range is achieved through specific AVCC, AVEE, and Gain resistor settings. See the equations in the "DAC Voltage Output Overview", "DAC Current Output Overview", and specifications for details.
Note 2: Group C has both voltage and current outputs.
Table 1. DAC Grouping

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

## Voltage Outputs DACs (Groups A, B, C)

The output voltage of each E6435/6436 VOUT DAC is a function of external resistor values (R_MASTER, R_VGAIN and R_OFFSET), a reference voltage level (VREF), contents of digital offset and gain registers, and the programmed input code (DATA). The general equation that describes the output voltage as a function of these variables is presented below as Equation 1:

## Equation 1.

where:
$\operatorname{Vout}[\mathrm{A}: \mathrm{C}]$ is the output voltage of a Group $\mathrm{A}, \mathrm{B}$, or C Voltage DAC.
$V_{\text {REF }}$ is an externally applied 2.5 V reference voltage
R_VGAIN[A:C] is the value of an external resistor used to set the range for Group $A, B$, or C DACs

R_MASTER is the value of an external resistor that sets the bias point/range for the voltage DACs

CODE is the base-10 value of the binary code (DATA) loaded into the DAC shift register (see Figures 4 and 5) after it has been modified by the contents of the digitally programmable offset and gain calibration registers as shown in Figure 2.

VoffSETIA:C] is the raw DAC offset voltage that is programmed using an external resistor per group, R_OFFSETLA:C] as follows:

$$
\mathrm{V}_{\text {OFFSET_}[A: C]}=-\mathrm{V}_{\text {REF }}\left(\frac{\mathrm{R}_{-} \text {OFFSET_[A:C] }}{\text { R_MASTER }}\right)
$$

Equation 2.
As can be seen from Equation 1, the accuracy of the DAC output voltage after calibration is dependent upon the temperature coefficients of $V_{R E F}$ and the external resistors.

## Minimum / Maximum Output Voltages

See Table 2 for the minimum and maximum possible voltages of a voltage output, where:
$V_{\text {OFFSETAA:C] }}$ is defined in equation 2, and

$$
\mathrm{V}_{\text {MAX_[A:C] }}=\left(8 * \mathrm{~V}_{\mathrm{REF}} \quad * \frac{\mathrm{R}_{-} \mathrm{VGAIN}[\mathrm{~A}: \mathrm{C}]}{\mathrm{R}_{-} \mathrm{MASTER}} * \frac{8191}{8192}\right)+\mathrm{V}_{\text {OFFSET_[A:C] }}
$$

Equation 3.

## Resolution

The resolution of the DACs in Groups A, B and C is:

$$
V_{\text {RANGE_[A:C] }} /\left(2^{13}-1\right)
$$

where $V_{\text {RANGE_[A:C] }}$ is defined in Equation 4.

## Range

The range of the DACs in Groups $A, B$ and $C$ is:

$$
V_{\text {RANGE_[A:C] }}=8 * V_{\text {REF }} \quad * \frac{\text { R_VGAIN_[A:C] }}{\text { R_MASTER }} * \frac{8191}{8192}
$$

Equation 4.

## External Resistors

Typically computed for R_MASTER $=100 \mathrm{k} \Omega$.

| DAC Setting <br> MSB ... LSB | V $_{\text {OUT_[A:C] }}(\mathrm{V})$ |
| :---: | :--- |
| 0000 H | $\mathrm{V}_{\text {OFFSET_[A:C] }}$ |
| 1 FFFH | $\mathrm{V}_{\text {MAX_[A:C] }}$ |

Table 2. Minimum/Maximum Output Voltages

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

Current Output DACs (Groups C, D)

## Group C DACs

The output current of each Group C Current DAC is a function of an external resistor value (R_IGAIN_C), a reference voltage level (VREF), contents of digital offset and gain registers, and the input code (DATA). The general equation that describes the output current as a function of these variables is presented below as Equation 5:

$$
\text { IOUT_C }=\frac{\text { CODE }}{8192} * \frac{50 \times V_{\text {REF }}}{\text { R_IGAIN_C }}
$$

Equation 5.
where:
Iout_C is the output current of the Group C Current $\mathrm{DAC}^{-}$
$V_{\text {REF }}$ is an externally applied 2.5 V reference voltage
R_IGAIN_C is the value of an external resistor that sets the output current range for Group C DACs ( $60.97 \mathrm{~K} \Omega \leq$ R_IGAIN_C $\leq 250 \mathrm{~K} \Omega$ )

CODE is the base-10 value of the binary code (DATA) loaded into the DAC shift register (see Figures 4 and 5) after it has been modified by the contents of the digitally programmable offset and gain calibraiotn registers as shown in Figure 2.

## Group D DACs

The output current of each group D DAC is a function of an external resistor value (R_IGAIN_D), a reference voltage level ( $V_{\text {REF }}$ ) and the input code (DATA). The general equation that describes the output current as a function of these variables is presented below as Equation 6:

$$
\text { IOUT_D }^{\prime}=\frac{\text { DATA }}{64} * \frac{50 \times \mathrm{V}_{\text {REF }}}{\text { R_IGAIN_D }}
$$

Equation 6.
where:
IOUT_D is the output current of the Group D DAC
$\mathrm{V}_{\text {REF }}$ is an externally applied 2.5 V reference voltage

R_IGAIN_D is the value of an external resistor that sets the output current range for Group D DACs ( $78.12 \mathrm{~K} \Omega \leq$ R_IGAIN_D $\leq 156.25 \mathrm{~K} \Omega$ )

DATA is the base-10 value of the binary code loaded into the DAC shift register (see Figures 4 and 5).

## Functional Description

Figure 1 provides a Functional Block Diagram. Figures 2 and 3 show details of the data latches and logic for the DACs. The Edge6435/6436 features a serial data input to program a channel or set of channel's DACs and functions. The Edge6435/6436 also features selfcalibrating DAC outputs via internal offset and gain registers (Figure 2).

Figures 4 and 5 show the format of the Serial Input Data for 4 pin channel and 8 pin channel formats.

Figure 6 shows the Serial Data Programming Sequence
Tables 3 and 4 provide the Address Maps for 4 pin channel and 8 pin channel formats.

FORMAT
FORMAT Low selects the 4 pin channel format.
FORMAT High selects the 8 pin channel format.

# Circuit Description (continued) 


#### Abstract

RESET* RESET* low resets the input shift register (no CLKIN required), the central register, and input registers. With RESET* high, the following leading edge of CLKIN will cause reset condition to be removed (see Figure 21). Two clock cycles are required after RESET* is set to logic "high" for the DAC outputs to be enabled.

Programming Sequence The DACs are programmed serially (see Figures 1 and 6). On each rising edge of CLKIN, SDIN is loaded into a shift register. It requires 24 Clocks to fully load the shift register.


## LOAD

Following the serial input of a new DAC value, then LOAD high for the leading edge of CLKIN loads the new DAC value and its address into the Central Register. Following the loading of the Central Register, LOAD needs to go low followed by a leading edge of CLKIN so as to enable the address decoder (see Figure 6).

## STORE

Following the LOAD of the Central Register and the enabling of the address docoder, the channel or set of channels addressed DACs input register or channel function is "stored" by a CLKIN with STORE high. Only upon the STORE of a DAC or set of DAC's "value latch" (Figure 2) does the Edge6435/6436 compute the input to DAC's Latch A (of Rank A). There needs to be at least one clock edge after LOAD is set to logic "low" before STORE is set to logic "high" (see Figure 21).

## UPDATE

Following the STORE of multiple DAC values into Rank A DAC latches, Rank B latches may be updated in parallel with the values of their Rank A DAC latches by a CLKIN with UPDATE high. There must be at least 16 clock cycles between when STORE is set to logic "low" and UPDATE is latched to logic "high" in order to latch the latest data (see Figure 21).

## RANK Selection

Referring to Figures 1, 2 and 3:
RANK low selects Rank A latches to the DACs (no CLKIN required).

RANK high selects Rank $B$ latches to the DACs (no CLKIN required).

## DACEN

DACEN low forces all DAC voltage outputs to $\sim 0 \mathrm{~V}$ and all current outputs to $\sim 0 \mathrm{~mA}$ (no CLKIN required). With DACEN high, then a following leading edge of CLKIN will cause DACs to be enabled (see Figure 23).

## TEST MODE/SHIFTOUT*

TEST_MODE is used to enable the LDOUT and DACOUT channels. Once enabled (TESTMODE = 1), SHIFTOUT* can be used to begin transmission of serial data through the LDOUT pin, or DAC outputs can be monitored at the DACOUT pin (see Figure 24) (TEST_MODE functionality does not depend on CLKIN)).

When addressing DAC channels that have been assigned to a PinCast "set", TEST-MODE is internally disabled in order to prevent multiple DAC outputs from being connected in parallel and possibly damaging the E6435/ 6436.

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

## Serial Programming

The Edge6435/6436 is programmed with 24-bit serial data (Figure 6) in either a 4 channel (Figure 4) or 8 Channel (Figure 5) format.

Following the input of serial data, it is loaded into a central register by LOAD (Figure 1). The central register's contents are stored in the "addressed" latch by the STORE input. Tables 3 and 4 show the "Address Maps" for the 4 and 8 channel formats.

Referring to Table 3 for 4 channel format, a channel's DACs Set Register or Function may be addressed and the "stored" value changed. For each DAC, there are associated multiple latches (Figures 2 and 3). For the 13-bit DACs (Figure 2) the DAC's output is a function of the contents of its value, gain and offset latches. The Edge6435/6436 features two gain and offset latches per DAC whereby a DAC's output may be shared. For example, in ATE a DAC's value may be shared between a pin driver's high level and a pin's parametric unit's high limit level, where each application requires different offset and gain factors to calibrate each path correctly. Gains and offsets are computed externally to the Edge6435/6436 in the process of pin channel level calibration in the ATE. Gains and offsets are stored in the Edge6435/6436 in the same manner as other latches. Selection of what is stored is determined by the "register selection" bits in the 24-bit input data (Figures 2 and 4). Upon storing a 13-bit DAC's Value, the resultant DAC's ((Value x Gain) + Offset + 4096
Value) is updated by UPDATEA (Figure 2 ) into the DAC's output latch of RANKA. The contents of all RANKA latches may be transferred to RANKB latches, in parallel, across multiple Edge6435/6436's by the UPDATE input into the Edge6435/6436. The RANK input into the Edge6435/ 6436 selects either RANKA or RANKB latches for all DACs.

For the 6-bit DACs (Figure 3) the DAC's output is selected from four "value latches".

Referring to Table 3, a channels Set Register may also be programmed. This is an independent 8 -bit register per channel which determines the "sets" to which the channel belongs. Figure 7 shows details of programming a channel's Set Register, which is stored in the Edge6435/6436 by the STORE input. A channel may
belong to none, one, or any combination of up to 8 distinct sets. The address maps show that a channel's DAC (or Function) may be addressed individually, or a DAC (or Function) of multiple channels belonging to the same set may be programmed in parallel. Figure 11 shows an example of addressing channels by sets.

Referring to Table 3, a Channel's function is programmed as indicated in Figure 9 (offset and gain selection as well as Group C DAC V/I output selection, see below).

Channel's Functions (for 13 bit DACs only), with $R 2=R 1=R 0=0$, then:

> D0 $=0:$ Selects 1 st Offset/Gain Registers
> D0 $=1:$ Selects 2 nd Offset/Gain Registers
> D1 $=0:$ Selects Voltage Output on Group C DACs
> D1 $=1:$ Selects Current Output on Group C DACs

Referring to Table 4 for 8 channel format, and Figures 2, 3,5, 8 and 10, a channel's DACs, Set Registers and Function, etc. are programmed and operate similar to the 4 channel format described above.

NOTE: The STORE of a DAC's offset or gain does not result in a DAC output change. Only upon the STORE of a DAC or set of DAC's "value" does the Edge6435/6436 compute the input to DAC's " $A$ " latches.

In a tester having multiple Edge6435/6436s, DACs or channel functions may be programmed individually or as a set ( 1 of 8 ) of channels across all channels. If multiple E6435/6436s are programmed in parallel, individual DAC or Function programming requires the STORE input to the associated Edge6435/6436 to be applied where all STORE inputs to other Edge6435/6436s are to be inhibited (externally). Programming a DAC or Function of a Set of Channels requires STORE input to be applied to all Edge6435/6436s. Edge6435/6436's DACs may be "updated" in parallel following the programming of DACs as individual DACs or sets of DACs.

TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)



NOTE: VOUT, IOUT names shown for 4 Channel Format.

NOTE: Not shown is the function of the Latched Data Readback (via LDOUT) and the DAC Value Readback (via DACOUT). Details of the 'Store' Latches are shown on the following pages.

Figure 1. DAC Functional Block Diagram

TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)



KEY:
V: Value Latch that contains DATA programmed to a DAC (see Figures 4 \& 5).
0 : Offset Latches that are used to store offset calibration coefficients (two offset latches per DAC allow the DAC to be shared in a system).

G: Gain Latches that are used to store gain calibration coefficients (two gain latches per DAC allow the DAC to be shared in a system).

NOTE: CALSEL common to all DACs assigned to a Channel
DAC Output (CODE):
CODE $=\frac{\mathrm{V}^{*}(\mathrm{G}+4096)}{4096}+0$

| Function | Register Selection |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | R2 | R1 | R0 | Select |
| DAC Data | 0 | 0 | 0 | SR0 |
| Gain Register A | 0 | 0 | 1 | SR1 |
| Gain Register B | 0 | 1 | 0 | SR2 |
| Offset Register A | 0 | 1 | 1 | SR3 |
| Offset Register B | 1 | 0 | 0 | SR4 |

Figure 2. Details of DAC Data Latches for 13 Bit DACs (Groups A, B, and C)

TEST AND MEASUREMENT PRODUCTS
Circuit Description (continued)


KEY:
VA, VB, VC, VD: Value Latches A, B, C, D VS: Value Selection Latch

| Value Selection (VS) |  |  |
| :---: | :---: | :---: |
| D8 | D7 | Select |
| 0 | 0 | A |
| 0 | 1 | B |
| 1 | 0 | C |
| 1 | 1 | $D$ |

Figure 3. Details of DAC Data Latches for 6 Bit DACs (Group D)

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)



Figure 4. Format of Address and Data in Shift Register (4 Channel Format)


Figure 5. Format of Address and Data in Shift Register (8 Channel Format)


Figure 6. Serial Data Programming Sequence

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)



Figure 7. Format of Address and Data for Programming to SET REGISTER (4 Channel Format)


Figure 8. Format of Address and Data for Programming to SET REGISTER (8 Channel Format)


Figure 9. Format of Address and Data for Programming a Channel's Function (4 Channel Format)


Figure 10. Format of Address and Data for Programming a Channel's Function (8 Channel Format)

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)



If Set 4 is selected, then channel's DAC value or Function will be 'stored'. If Set 3 is selected, then the channel will not be 'addressed'.

Figure 11. Example of Channel's Set Selection (4 Channel Format)

## TEST AND MEASUREMENT PRODUCTS

Circuit Description (continued)


Note 1: All 6-bit DACs are programmed with the MSB at the D12 bit position and extending down to D7 for the LSB. $\mathrm{D}[6: 0]$ bit positions are "don't cares".

Table 3. Address Map (4 Channel Format)

Edge6435/6436

TEST AND MEASUREMENT PRODUCTS
Circuit Description (continued)

| FORMAT $=0$ |  | Bit \# |  | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0x10 0000 |  |  |  | $0 \times 010000$ | 0x1000 | $0 \times 0100$ |  |  |  | 0x0010 |  |  |  |  |  |  |  |
|  |  | Binary Position |  | 8 | 4 | 2 | 1 | 8-1 | 8-1 | 8 | 4 | 2 | 1 | 8 | 4 | 2 | 1 | 8 | 4 | 2 | 1 |
|  |  | Item | DAC Output | Register |  |  | Data |  |  |  |  |  |  | Mode |  |  |  | Address |  |  |  |
|  |  | Pin Name | R2 | R1 | R0 | D11 | D11-D8 | D7 - D4 | D3 | D2 | D1 | D0 | M1 | M0 | C1 | C0 | A3 | A2 | A1 | A0 |
| All DACs <br> sJVa $\forall$ dnoyo |  |  | Parallel Load of All DACs | All DAC Output Pins | X | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTA_0 <br> VOUTA 4 <br> VOUTA_8 <br> VOUTA_12 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 0 | 0 |
|  |  | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | VOUTA_1 <br> VOUTA 5 <br> VOUTA 9 <br> VOUTA_13 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 0 | 1 |
|  |  | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTA_2 <br> VOUTA 6 <br> VOUTA 10 <br> VOUTA_14 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 1 | 0 |
|  |  | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | VOUTA_3 <br> VOUTA_7 <br> VOUTA_11 <br> VOUTA_15 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 1 | 1 |
|  | $\begin{aligned} & \text { y } \\ & \text { a } \\ & \infty \\ & 0 \\ & 0 \\ & 0 \\ & \text { © } \end{aligned}$ | Reserved | N/A | X | X | X | X | X | X | X | X | X | X | X | X | X | X |  |  |  |  |
|  |  | Parallel Load of denoted VOUTB DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | VOUTB_0 <br> VOUTB_2 <br> VOUTB_4 <br> VOUTB_6 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 1 | 1 | 0 |
|  |  | Parallel Load of denoted VOUTB DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTB_1 <br> VOUTB_3 <br> VOUTB_5 <br> VOUTB_7 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 1 | 1 | 1 |
|  |  | Parallel Load of denoted VOUTC or IOUTC DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTC_0 VOUTC 2 VOUTC-4 VOUTC_6 IOUTC_-IOUTC-4 IOUTC_6 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 1 | 0 | 0 | 0 |
|  |  | Parallel Load of denoted VOUTC or IOUTC DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTC- VOUCT VOU VoUTC-7 IOUTC_1 IOUTC-3 OUUTC ${ }^{7} 7$ | X | X | X | x | X | X | X | X | X | X | PSO | 1 | PS2 | PS1 | 1 | 0 | 0 | 1 |
|  | $\begin{aligned} & \text { y } \\ & 0 \\ & 0 \\ & 0 \\ & 0 . \\ & 0 \\ & \text { i̛ } \end{aligned}$ | Parallel Load of denoted IOUTD DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | IOUTD_0 IOUTD_2 IOUTD_4 IOUTD_6 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 1 | 0 | 1 | 0 |
|  |  | Parallel Load of denoted IOUTD DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | IOUTD_1 <br> IOUTD_3 <br> IOUTD_5 <br> IOUTD_7 | X | X | X | x | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 1 | 0 | 1 | 1 |
|  |  | Reserved | N/A | X | X | X | X | X | X | X | X | X | X | X | X | X | X |  |  |  |  |

Table 3. Address Map (4 Channel Format) - cont'd

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)


(continued next page)
Note 1: All 6-bit DACs are programmed with the MSB at the D12 bit position and extending down to D7 for the LSB. $\mathrm{D}[6: 0]$ bit positions are "don't cares".

Table 4. Address Map (8 Channel Format)

Edge6435/6436

## Circuit Description (continued)


(continued next page)
Note 1: All 6-bit DACs are programmed with the MSB at the D12 bit position and extending down to D7 for the LSB. $\mathrm{D}[6: 0]$ bit positions are "don't cares".

Table 4. Address Map (8 Channel Format) - cont'd

TEST AND MEASUREMENT PRODUCTS
Circuit Description (continued)

| FORMAT = 1 |  | Bit \# |  | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hex Multiplier |  | 0x10 0000 |  |  |  | 0x01 0000 | 0×1000 | 0x0100 |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Binary Position |  | 8 | 4 | 2 | 1 | 8-1 | 8-1 | 8 | 4 | 2 | 1 | 8 | 4 | 2 | 1 | 8 | 4 | 2 | 1 |
|  |  | Item | DAC Output | Register |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Pin Name | R2 | R1 | R0 | D12 | D11-D8 | D7 - D4 | D3 | D2 | D1 | D0 | M1 | M0 | C1 | C0 | A3 | A2 | A 1 | A0 |
|  | All DACs |  | Parallel Load of All DACs | All DAC Output Pins | X | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X |
|  | $\begin{aligned} & y \\ & d \\ & 0 \\ & < \\ & 0 \\ & 0 \\ & 0 \\ & \stackrel{y}{0} \end{aligned}$ | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | VOUTA_O VOUTA-1 VOUTA_4 VOUTA 8 VOUTA-9 VOUTA 12 VOUTA_13 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 0 | X |
|  |  | Parallel Load of denoted VOUTA DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB). | VOUTA_2 VOUTA-3 VOUTA-6 VOUTA_10 VOUTA_11 VOUTA-15 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 0 | 1 | X |
|  | $\begin{aligned} & \text { y } \\ & 0 \\ & \infty \\ & 0 \\ & 0 \\ & 0 \\ & \text { ©্O } \end{aligned}$ | Parallel Load of denoted VOUTB DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PSO is LSB) across multiple E6435 devices. | VOUTB ${ }^{-1}$ VOUTB 1 VOUTB_2 VOUTB_4 VOUTB_5 VOUTB_6 VOUTB_7 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 0 | 1 | 1 | X |
|  | $\begin{aligned} & \text { y } \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \text { ©্O } \end{aligned}$ | Parallel Load of denoted VOUTC or IOUTC DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). | VOUTC_0 <br> VOUTC 2 <br> VOUTC-4 <br> VOUTC_5 <br> VOUTC 6 <br> VOUTC_7 <br> IOUTC_0 <br> IOUTC_1 <br> IOUTC ${ }^{-3}$ <br> IOUTC-4 <br> IOUTC ${ }^{-6}$ <br> IOUTC_7 | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 1 | 0 | 0 | X |
|  |  | Parallel Load of denoted IOUTD DACs assigned to the PINCAST "Set" addressed using the PS2, PS1, PS0 bits (PS0 is LSB). |  | X | X | X | X | X | X | X | X | X | X | PS0 | 1 | PS2 | PS1 | 1 | 0 | 1 | X |

Table 4. Address Map (8 Channel Format) - cont'd

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

Digital Inputs
All digital inputs are LV_TTL compatible inputs.

## Digital Outputs

SDOUT and LDOUT are CMOS outputs that switch between DGND and DVDD.

## Power Supply Sequence

Power supplies must be controlled such that they maintain correct polarity with respect to each other and ground at all times during power-up and power-down. The following sequence is recommended:

1. AVEE
2. AVCC
3. AVDD, VREF
4. DVDD


Figure 12. DAC Voltage Output via DAC_OUT

## DAC Value Readback via DAC_OUT

## Voltage Outputs

Each voltage output of the Edge6435/6436 has high impedance FET(s) connected from the outputs to a common analog line, DAC_OUT, that provides readback of each DAC's value. The primary purpose of this feature is to provide means for diagnostics of correct DAC functionality in an application that can monitor DAC_OUT, and is not intended for DAC calibration.

The feature utilizes the normal address decoding, as shown in Tables 3 and 4, as well as a "high" level on the TEST_MODE pin (see truth table below).

| TEST_MODE | DAC_OUT |
| :---: | :---: |
| 0 | Off |
| 1 | On |

NOTE: A CLK input is not required to change the state of the DAC_OUT pin when TEST_MODE is toggled.

To test an output, a DAC should be loaded as described above. At this point, the DAC_OUT pin, which is an analog output, will reflect the voltage at the addressed DAC's output pin.

Note that DAC_OUT is switched off when the parallel load is selected (address 64). This prevents a parallel connection of all the DAC outputs when the scan feature is used.

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

## Current Outputs

The TEST_MODE and DAC_OUT pins on the Edge6435/ 6436 are used in the same way as for voltage outputs. The scan circuits for current outputs are shown in Figure 13.

The voltage measured at the DAC_OUT pin, using the configuration in Figure 13, for Group C and D current outputs are as follows:

$$
V_{\text {DAC_OUT_ }^{\prime} \mathrm{C}}=\left(R_{\text {SENSE_ } \mathrm{C}}+\mathrm{R}_{\text {PAD }}\right) * I_{\text {OUT_C }}
$$

where:

$$
\begin{aligned}
& \mathrm{R}_{\text {SENSE }}=160 \Omega \pm 30 \% \\
& \mathrm{R}_{\text {PAD }}=-30 \Omega \pm 30 \%
\end{aligned}
$$

and
$V_{\text {DAC_OUT_D }}=\left(R_{S E N S E-D}+R_{\text {PAD }}\right) * I_{\text {OUT_D }^{\prime}}$
where:

$$
\begin{aligned}
& \mathrm{R}_{\text {SENSE }}=160 \Omega \pm 30 \% \\
& \mathrm{R}_{\mathrm{PAD}}=30 \Omega \pm 30 \%
\end{aligned}
$$

The typical "ON" resistance of the FET switch is $2 \mathrm{k} \Omega$, but can vary from $900 \Omega$ to $3 \mathrm{k} \Omega$ as a function of process and output voltage.

Notes when Using DAC_OUT Feature with Multiple Chips

When multiple 6435/6436s are used on a board, and it is desired to gang the DAC_OUT pins of these 6435/6436s, or gang the TEST_MODE inputs to one point, it is required to protect the 6435/6436s against damage that the following rules be followed:

1) If TEST_MODE inputs are ganged together, DAC_OUT cannot be ganged, or invalid results will be observed at the DAC_OUT pin and damage could occur to the device. Hence, each DAC_OUT pin on a 6435/6436 will have to be measured separately.
2) If DAC_OUT is ganged, the TEST_MODE is used to select only one DAC at a time.


NOTE: WHEN ADDRESS 64 IS INVOKED (PARALLEL LOAD), SCAN IS DISABLED.
Figure 13. DAC Current Output vs DAC_OUT

## TEST AND MEASUREMENT PRODUCTS

## Circuit Description (continued)

## Latched Data readback via LD_OUT

Figure 14 provides a Functional Block Diagram of the means to readback, via LD_OUT, the status of latch's input into a selected DAC.

A DAC's latches are addressed for readback in the same way they are addressed to be written via the serial input, SDIN.

A DACs Rank A or Rank B latches are selcted by the RANK input for subsequent readback.

Readback is enabled internally by TESTMODE high whereupon the selected DAC's Rank A or Rank B latch outputs are loaded into the READBACK REGISTER by a leading edge of CLKIN while SHIFTOUT* is high. With SHIFTOUT* low, subsequent clocks into CLKIN will shift out, via LD_OUT, the status of the selected DAC's latches of Rank A or Rank B.


Figure 14. Latched Data Readback Functional Block Diagram

## TEST AND MEASUREMENT PRODUCTS

## Application Information



NOTE: Pull-down resistors required on RANK, DACEN, and RESET* to ensure they are low upon power-up. Such resistors may be common to multiple Edge6435s.

NOTE: Power Supply inputs AVCC, AVDD, DVDD and AVEE need bypass capacitors located at the inputs to the chip of $10 \mu \mathrm{~F}$ (tant.) and $0.1 \mu \mathrm{~F}$ (ceramic).

Figure 15. Required External Components

## TEST AND MEASUREMENT PRODUCTS

## Application Information (continued)

The E6435/E6436 can be configured to provide all of the DAC levels required for 4 fully-featured high-speed pin channels or 8 fully-featured low-speed pin channels when used with other Semtech pin electronics components.

Since each E6435/E6436 DAC channel includes 2 sets of calibration registers, DAC channels can be shared across two distinct functions in an application to minimize the overall number of level DACs required in a system. Tables 5 and 6 show the recommended shorting scheme for a couple of possible pin electronics solutions.

High-Speed Pin Electronics Solution:


1 - E6435/E6436 per 4 Channels
2 - E7725 Dual Channel, High Speed Pin Driver + Comparator + Load + Signal Clamp devices per 4 Channels
2 - E42X7 Dual-Channel, Parametric Measurement Unit + Clamps per 4 Channels

| E6435/6436 |  | E7725 |  | E42X7 |  |
| :--- | :---: | :--- | :--- | :--- | :---: |
| Group | V/I | Function | Symbol | Function | Symbol |
| A | V | Driver "High" Level | DVH | Not used | N/A |
| A | V | Driver "Low Level | DVL | Not used | N/A |
| A | V | Upper Voltage Clamp | VCH | Upper Voltage Clamp | HLV |
| A | V | Lower Voltage Clamp | VCL | Lower Voltage Clamp | LLV |
| B | V | Comparator Threshold | CVA, CVC | Lower Comparator Threshold | IVMIN |
| B | V | Comparator Threshold | CVB | Upper Comparator Threshold | IVMAX |
| C | V | Termination Voltage | DVT, VCM | Not used | N/A |
| C | V | Not used | N/A | Voltage/Current Programming | VINP |
| C | I | Load Source Current | ISC | Not used | N/A |
| C | I | Load Sink Current | ISK | Not used | N/A |
| D | I | Driver "+" Slew Rate Adjust | RADJ | Not used | N/A |
| D | I | Driver "-" Slew Rate Adjust | FADJ | Not used | N/A |

Table 5. E6435/E6436 Per-Channel DAC Connectivity for High-Speed Pin Driver, Comparator, Clamp and Load Solution Featuring Differential Capability and Fast Settling PMU Per Pin

## TEST AND MEASUREMENT PRODUCTS

## Application Information (continued)

Low-Speed Pin Electronics Solution:
1 - E6435/E6436 per 8 Channels
2 - E7804 Quad Channel, Driver + Comparator + CTC per 8 Channels devices per 4 Channels
4 - E42X7 Dual-Channel, Parametric Measurement Unit + Clamps per 8 Channels


| E6435/6436 |  |  | E7804 |  | E42X7 |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: |
| Group | V/I | Interconnect Circuit | Function | Symbol | Function | Symbol |
| A | V | None required | Driver "High" Level | DVH | Voltage/Current Programming | VINP |
| A | V | None required | Driver "Low" Level | DVL | Comparator Threshold | IVMIN |
| B | V | None required | Comparator Threshold | CVA | Comparator Threshold | IVMAX |
| C | V | None required | Comparator Threshold | CVB | Upper Voltage Clamp | HLV |
| D(0)* | I | I to V Converter | Continuity Test Circuit | CTCFIV | Lower Voltage Clamp | LLV |
| D(1)* | I | I to V Converter | Continuity Test Voltage | CTCLV | Not used | N/A |
| D(2)* | I | I to V Converter | Pull-up Voltage | PVP | Not used | N/A |
| D(3-7)* | I | None required | Not used | N/A | Not used | N/A |

* $D(0), D(1), D(n)$ correspond to DAC channels that are used for common continuity test voltage/current programming values across multiple E7804 devices and are shared with the lower voltage clamp threshold on the E42X7.

Table 6. E6435/E6436 Per-Channel DAC Connectivity for Low-Speed Pin Driver, Comparator, Continuity Test Circuit, and Per-Pin PMU Solution

## TEST AND MEASUREMENT PRODUCTS

## Package Information

Figure 16. $14 \times 20 \times 2.0 \mathrm{~mm}, 100$-Pin MQFP (with Internal Heat Spreader, Requires Heat Sink)


Notes:

1. All dimensions in millimeters (mm).
2. Dimensions shown are nominal with tolerances indicated.
3. Foot length "L" is measured at gage plane 0.25 mm above the seating plane.
4. Use MS-022 variation GA-1 for body dimensions.
5. Use M O-112 variation CA-1 for body dimensions.
6. Use variation GA-1 for lead form options and BB for body dime.
7. Use variation GB-1 for lead form options and BB for body dime.
8. Use variation GC-1 for lead form options and BB for body dime.
9. Use MS-022 variation BB for body dimensions.
10. N.J.R. means no single JEDEC reference putline or standard.


| BODY +3.2 mm FOOTPRINT, 2.0 mm |  |  |
| :--- | :---: | :---: |
| THICK |  |  |
| A | TOLS. |  |
| A1 | Max. | 2.35 |
| A2 | Max. | .25 |
| D | $\pm .10$ | 2.00 |
| D $_{1}$ | $\pm .20$ | 23.20 |
| E | $\pm .10$ | 20.00 |
| $E_{1}$ | $\pm .20$ | 17.20 |
| L | $\pm .10$ | 14.00 |
| e | Basic | .65 |
| b |  | 0.15 |
| $\theta$ |  | $0^{\circ}-7^{\circ}$ |
| $\theta 1$ | $\pm .4^{\circ}$ | $6^{\circ}$ |
| ddd | Nom. | .12 |
| cCC | Max | .10 |
| JEDEC Ref. Dwg. |  |  |
| Variation Designator | Note 8 |  |

TEST AND MEASUREMENT PRODUCTS
Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Analog Power Supply | AVCC | +8.0 | +10.0 | +15.0 | V |
| Positive Analog Power Supply 2 | AVDD | +4.75 | +5.0 | +5.25 | V |
| Negative Power Supply 1 | AVEE | -5.25 | -5.0 | -4.75 | V |
| Reference Voltage | VREF | 2.499 |  | 2.501 | V |
| Total Analog Supply 1 | AVCC - AVEE | 12.75 |  | 20.25 | V |
| Digital Power Supply | DVDD - DGND | 3.0 |  | +5.25 | V |
| Digital Ground | DGND | -0.5 | 0 | +0.5 | V |
| Thermal Resistance of Package Junction to Case | ${ }^{\text {® }} \mathrm{C}$ |  | 12.4 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Ambient Still Air | ${ }^{\theta} \mathrm{J} \mathrm{A}$ |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 100 lfpm |  |  | 25.2 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 400 lfpm |  |  | 22.1 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Case Temperature | TCASE | 25 |  | 65 | ${ }^{\circ} \mathrm{C}$ |

NOTE: All supplies are referenced to AGND unless otherwise noted.

## TEST AND MEASUREMENT PRODUCTS

Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Positive Analog Supply | AVCC | -0.5 | +16 | V |
| Positive Analog Supply 2 | AVDD |  | +5.5 | V |
| Negative Analog Supply | AVEE | -5.5 | +0.5 | V |
| Digital Power Supply | DVDD | -0.5 | +5.5 | V |
| Total Power Supply | AVCC - AVEE | -0.5 | +21.5 | V |
|  | AVCC -AVDD | -0.5 | +16.0 | V |
|  | AGND | -0.5 | +5.5 | V |
|  | AGND | -5.5 | +0.5 | V |
|  | AGND | -0.5 | +0.5 | V |
|  | VREF | AGND - 0.5 | AVDD +0.5 | V |
| Digital Input Voltages |  |  |  |  |
| DVDD < 5.0V | UPDATE, SELVIC, RANK, | DGND - 0.5 | DVDD +0.5 | V |
| DVDD > 5.0V | RESET** | DGND - 0.5 | DVDD +0.5 +5.5 | V |
| Analog Input Voltages | $V_{\text {REF[1:4] }}, V_{\text {MASTER }}$ Voffset_[A:C], VGAIN_[A:C] | AGND - 0.5 | AVDD +0.5 | V |
| Analog Input Currents | IGAIN_[C:D] | -100 | + 100 | $\mu \mathrm{A}$ |
| Analog input Currents | ${ }^{\prime}$ MAS̄TER | -100 | +100 | $\mu \mathrm{A}$ |
| Analog Output Voltages |  |  |  |  |
| Groups A, B, C | VOUT_[A:C] | AVEE - 0.5 | AVCC + 0.5 | V |
| Analog Output Currents |  |  |  |  |
| Groups A, B, C Continuous DC Current | IOUT_[A:C] | -300 | +300 | $\mu \mathrm{A}$ |
| Ambient Operating Temperature | TA | 0 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TS | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | T) |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature ( 5 seconds, $.25^{\prime \prime}$ from the pin) | TSOL |  | +260 | C |

NOTE: All supplies are referenced to AGND unless otherwise noted.
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these, or any other conditions beyond those listed, is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## TEST AND MEASUREMENT PRODUCTS

## DC Characteristics

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Inputs (SDIN, CLKIN, LOAD, STORE, UPDATE, RANK, RESET*, TESTMODE, DACEN, <br> FORMAT) <br> Input Low Voltage <br> Input High Voltage <br> $3.0 \mathrm{~V} \leq \mathrm{DVDD} \leq 3.3 \mathrm{~V}$ <br> 3.3 V < DVDD $\leq 5.25 \mathrm{~V}$ <br> Input Current <br> Digital Outputs (SDOUT, LDOUT) <br> Output Low Voltage <br> Output High Voltage <br> Output Current Low <br> Output Current High | VIL VIH <br> IIL, IIH <br> VOL <br> VOH <br> IOL <br> IOH | $\begin{aligned} & 2.0 \\ & 2.6 \\ & -1 \end{aligned}$ $2.4$ $-0.4$ |  | 0.8 <br> 1 <br> 0.4 <br> DVDD <br> 1.6 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| DAC Voltage Outputs <br> Groups A, B, and C (Voltage Outputs) <br> Resolution <br> Output Voltage Range <br> Output Voltage Span <br> Output Offset Range <br> Output Current Compliance <br> Range Error (Figure 17) <br> Offset Error (Figure 17) <br> Integral Linearity Error following 2-Point Calibration 20\%-80\% Calibration Points (Figure 18) <br> E6436 DACs <br> E6435 DACs <br> Endpoint Calibration Points (Figure 19) <br> E6436 DACs <br> E6435 DACs <br> Integral Linearity Error following 7-Point Calibration (Calibration Points: 0, 1365, 2730, 4095, 5460, $6825,8191)$ <br> Differential Linearity Error (Figure 19) <br> Gain TempCo <br> Offset Error TempCo <br> DAC Disabled Output Voltage (DACEN $=0$ ) <br> DAC Interaction (DC Channel-to-Channel Crosstalk) | VOUT_RANGE <br> VOUT_SPAN <br> VOFFSET <br> ICOMPLIANCE <br> FS_ERROR <br> VOS <br> INL <br> DNL | 13 <br> AVEE + 1.25 <br> 8.0 <br> -3.5 <br> -200 <br> -215 <br> -35 <br> -4 -8 <br> -8 <br> -4 <br> -8 <br> -2 <br> -1 <br> -100 <br> -1 | 250 250 | $\begin{gathered} \text { AVCC - } 1.25 \\ 16.75 \\ -0.75 \\ +200 \\ +215 \\ +35 \\ \\ +4 \\ +8 \\ +4 \\ +8 \\ 2 \\ \\ +1 \\ \\ +100 \\ +1 \end{gathered}$ | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> mV <br> mV <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> mV <br> mV |

## DC Characteristics (continued)

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Group C (Current Outputs) Resolution |  | 13 |  |  | Bits |
| Output Current Range | IOUT | 0.5 |  | 2.05 | mA |
| Output Voltage Compliance |  | -0.2 |  | 3.0 | V |
| Integral Linearity Error following Calibration (Figure 18) 20\%-80\% Calibration Points (Figure 18) Endpoint Calibration Points (Figure 19) | INL | -7 -7 |  | +7 +7 | LSB LSB |
| Diffrential Linearity Error (Figure 19) | DNL | -1 |  | 1 | LSB |
| Range Error (Figure 17) |  | -70 |  | + 70 | $\mu \mathrm{A}$ |
| Offset Error (Figure 17) | IOS | -20 |  | + 20 | $\mu \mathrm{A}$ |
| Gain TempCo |  |  | -130 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Offset Error TempCo |  |  | 30 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| DAC Disabled Output Current |  | -20 | 0 | + 20 | $\mu \mathrm{A}$ |
| Group D (Current Outputs) Resolution |  | 6 |  |  | Bits |
| Output Current Range | IOUT | 0.8 |  | 1.6 | mA |
| Output Voltage Compliance |  | -0.2 |  | 3.0 | V |
| Integral Linearity Error following Calibration (Figure 18) 20\%-80\% Calibration Points (Figure 18) Endpoint Calibration Points (Figure 19) | INL | $\begin{aligned} & -0.075 \\ & -0.075 \end{aligned}$ |  | $\begin{aligned} & +0.075 \\ & +0.075 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Differential Linearity Error (Figure 20) | DNL | -0.025 |  | +0.025 | LSB |
| Range Error (Figure 17) |  | -70 |  | + 70 | $\mu \mathrm{A}$ |
| Offset Error (Figure 17) | IOS | -20 | 0 | 20 | $\mu \mathrm{A}$ |
| Gain TempCo |  |  | 50 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Offset Error TempCo |  |  | 30 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| DAC Disabled Output Current |  | -20 | 0 | +20 | $\mu \mathrm{A}$ |

## TEST AND MEASUREMENT PRODUCTS

## DC Characteristics (continued)



Range error and offset error are due to E6435/6436 only. External resistor tolerances and VREF tolerance not included.

Figure 17. Representation of DAC Offset Error and Range Error for 13-Bit DACs (6-bit DACs similar)


Figure 18. Representation of 2-Point DAC Integral Non-Linearity (INL)

TEST AND MEASUREMENT PRODUCTS

## DC Characteristics (continued)



Figure 19. Representation of 2-Point DAC Integral Non-Linearity (INL)


Figure 20. Representation of Differential Non-Linearity (DNL)

TEST AND MEASUREMENT PRODUCTS
DC Characteristics (continued)

## Power Supplies

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Consumption (Note 1) |  |  |  |  |  |
| Positive Analog Supply (AVCC) | ICC |  | 15 | 20 | mA |
| Positive Analog Supply (AVDD) | IADD |  | 20 | 30 | mA |
| Digital Supply (DVDD) $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{DVDD} \leq 3.3 \mathrm{~V} \\ & 3.3 \mathrm{~V}<\mathrm{DVDD} \leq 5.25 \mathrm{~V} \end{aligned}$ | IDDD |  | 250 | $\begin{aligned} & 500 \\ & 800 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Negative Power Supply (AVEE) | IEE | -50 | -30 |  | mA |
| Reference Supply | IREF | -0.2 |  | +0.2 | $\mu \mathrm{A}$ |

Note 1: CLKIN Low, quiescent.

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Rejection Ratio | PSRR |  |  |  |  |
| AVCC to any DAC Output |  |  |  |  |  |
| DC |  | -88 |  |  | dB |
| 100 kHz |  |  | -27 |  | dB |
| 500 kHz |  |  | -20 |  | dB |
| 1 MHz |  |  | -18 |  | dB |
| AVEE to any DAC Output |  |  |  |  |  |
| DC |  | -66 |  |  | dB |
| 100 kHz |  |  | -8 |  | dB |
| 500 kHz |  |  | -5 |  | dB |
| 1 MHz |  |  | -13 |  | dB |
| AVDD to any DAC Output |  |  |  |  |  |
| DC |  | -62 |  |  | dB |
| 100 kHz |  | -62 | -3 |  | dB |
| 500 kHz |  |  | -18 |  | dB |
| 1 MHz |  |  | -26 |  | dB |

TEST AND MEASUREMENT PRODUCTS

## AC Characteristics

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Inputs |  |  |  |  |  |
| Set Up Times (to CLKIN rising edge) |  |  |  |  |  |
| SDIN | TSU_SDI | 2 |  |  | ns |
| LOAD | TSU_LD | 2 |  |  | ns |
| STORE | TSU_STR | 2 |  |  | ns |
| UPDATE | TSU_UPD | 2 |  |  | ns |
| RESET* | TSU_RST | 2 |  |  | ns |
| DACEN | TSU_DEN | 2 |  |  | ns |
| SHIFTOUT* | TSU_SOUT | 2 |  |  | ns |
| Hold Times |  |  |  |  |  |
| SDIN (to CLKIN rising edge) | THLD_SDI | 2 |  |  | ns |
| LOAD | THLD_LD | 2 |  |  | ns |
| STORE | THLD_STR | 2 |  |  | ns |
| UPDATE | THLD_UPD | 2 |  |  | ns |
| SHIFTOUT* | THLD_SOUT | 2 |  |  | ns |
| Output Times (to CLKIN Rising Edge) |  |  |  |  |  |
| SDOUT | TO_SDOUT |  |  | 18 | ns |
| LDOUT | TO_LDOUT |  |  | 18 | ns |
| CLKIN ${ }_{\text {Fmax }}$ |  |  |  |  |  |
|  |  |  |  |  |  |
| DVDD $=3.0 \mathrm{~V}$ to 3.3 V |  |  |  | 60 | M Hz |
| DVDD $=4.75 \mathrm{~V}$ to 5.25 V |  |  |  | 80 | M Hz |
| Clock Spacing | CS_CK | 5 |  |  | ns |
| Clock Width | CW_CK | 5 |  |  | ns |
| RESET Pulse Width | PWRESET | 3 |  |  | ns |
| DAC Output Settling Time (Note 2) |  |  |  |  |  |
| Full-Scale Step (DAC Code 0 to 8191) $\mathrm{V}_{\text {sette }}$ |  |  |  |  |  |
| 16V Range |  |  |  |  |  |
| Settling to Specified Linearity Error |  |  |  | 65 | $\mu \mathrm{s}$ |
| Settling to $\pm 0.5 \%$ FSR |  |  |  | 50 | $\mu \mathrm{s}$ |
| 8 V Range |  |  |  |  |  |
| Settling to Specified Linearity Error |  |  |  | 30 | $\mu \mathrm{s}$ |
| Settling to $\pm 0.5 \% \mathrm{FSR}$ |  |  |  | 30 | $\mu \mathrm{s}$ |
| Current DACs |  |  |  |  |  |
| Grroup C |  |  |  |  |  |
| Settling to Specified Linearity Error |  |  |  | 45 | $\mu \mathrm{s}$ |
| Settling to $\pm 0.5 \%$ FSR |  |  |  | 35 | $\mu \mathrm{s}$ |
| Grroup D (Full-Scale Step, DAC Code 0 to 63) |  |  |  |  |  |
| Settling to Specified Linearity Error |  |  |  | 40 | $\mu \mathrm{s}$ |
| Settling to $\pm 0.5 \%$ FSR |  |  |  | 30 | $\mu \mathrm{s}$ |
| DAC_OUT Readback Time (Note 1) |  |  | 2.3 | 5 | $\mu \mathrm{s}$ |
| Voltage DAC Output Enable Time (Note 4) | $V_{\text {toe }}$ |  |  | 4 | $\mu \mathrm{s}$ |
| Voltage DAC Output Disable Time (Note 5) | $\mathrm{V}_{\mathrm{tz}}$ |  |  | 18 | $\mu \mathrm{s}$ |
| Current DAC Output Enable Time (Note 4) | Itoe |  |  | 1.5 | $\mu \mathrm{s}$ |
| Current DAC Output Disable Time (Note 6) | Itz |  |  | 7 | $\mu \mathrm{s}$ |
| Rank Transition Time (Note 3) | Trank |  |  | 1.5 | $\mu \mathrm{s}$ |

## TEST AND MEASUREMENT PRODUCTS

## AC Characteristics (continued)

Note 1: DAC_OUT Readback Time is the amount of time required for DAC_OUT to display a valid voltage for a selected (and fully settled) DAC channel and only includes channel-to-channel switching time.
Note 2: Measured from CLKIN using edge of update to specified accuracy.
Note 3: Rank Transition Time is a measurement of the time required to change between Rank A and Rank B latches and does not include DAC Output Settling time.
Note 4: DAC Output Enable Time is measured after DACEN is transitioned from 0 to 1 from the rising edge of the clock signal applied to CLKIN as the time required for the DAC output to change by $10 \%$.
Note 5: Voltage DAC output disable time is measured from the falling edge of DACEN as the amount of time required for the DAC output to change from positive full-scale to 0.5 V .
Note 6: Current DAC Output Disable Time is measured from the falling edge of DACEN as the amount of time required for the DAC output to change by $10 \%$.


Figure 21. Individual DAC Storing and DAC Updating (RESET* high)


Figure 22. Shift Register Loading Timing Diagram

TEST AND MEASUREMENT PRODUCTS

## AC Characteristics (continued)



Figure 23. RESET* and DACEN Timing


Figure 24. SHIFTOUT*, LDOUT Timing

TEST AND MEASUREMENT PRODUCTS
Ordering Information

| Model Number | Package |
| :---: | :---: |
| E6435BHFT | $14 \times 20 \times 2 \mathrm{~mm}, 100$ Pin M QFP <br> (with Internal Heat Spreader) |
| EVM6435 | Edge6435 Evaluation Board <br> E6436BHFT <br> EVM6436 <br> (with Internal Heat Spreader) |

(Pb) This product is lead-free.

Contact Information

## Semtech Corporation <br> Test and Measurement Division

10021 Willow Creek Rd., San Diego, CA 92131
Phone: (858)695-1808 FAX (858)695-2633

