## FEATURES

## High Performance Member of Pin-Compatible TxDAC Product Family <br> 125 MSPS Update Rate <br> 14-Bit Resolution <br> Excellent Spurious Free Dynamic Range Performance <br> SFDR to Nyquist @ 5 MHz Output: 83 dBc <br> Differential Current Outputs: 2 mA to 20 mA <br> Power Dissipation: 185 mW @ 5 V <br> Power-Down Mode: 20 mW @ 5 V <br> On-Chip 1.20 V Reference <br> CMOS-Compatible +2.7 V to +5.5 V Digital Interface <br> Package: 28-Lead SOIC, TSSOP Packages <br> Edge-Triggered Latches <br> APPLICATIONS <br> Wideband Communication Transmit Channel: Direct IF <br> Basestations <br> Wireless Local Loop <br> Digital Radio Link <br> Direct Digital Synthesis (DDS) <br> Instrumentation <br> PRODUCT DESCRIPTION

The AD9754 is a 14 -bit resolution, wideband, second generation member of the TxDAC series of high performance, low power CMOS digital-to-analog-converters (DACs). The TxDAC family, which consists of pin compatible 8-, 10-, 12and 14-bit DACs, is specifically optimized for the transmit signal path of communication systems. All of the devices share the same interface options, small outline package and pinout, providing an upward or downward component selection path based on performance, resolution and cost. The AD9754 offers exceptional ac and dc performance while supporting update rates up to 125 MSPS.
The AD9754's flexible single-supply operating range of +4.5 V to +5.5 V and low power dissipation are well suited for portable and low power applications. Its power dissipation can be further reduced to a mere 65 mW with a slight degradation in performance by lowering the full-scale current output. Also, a power-down mode reduces the standby power dissipation to approximately 20 mW .
The AD9754 is manufactured on an advanced CMOS process. A segmented current source architecture is combined with a proprietary switching technique to reduce spurious components and enhance dynamic performance. Edge-triggered input latches and a 1.2 V temperature compensated bandgap reference have been integrated to provide a complete monolithic DAC solution. The digital inputs support +2.7 V and +5 V CMOS logic families. TxDAC is a registered trademark of Analog Devices, Inc.
*Protected by U.S. Patents Numbers 5450084, 5568145, 5689257, 5612697 and 5703519. Other patents pending.

## REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


The AD9754 is a current-output DAC with a nominal full-scale output current of 20 mA and $>100 \mathrm{k} \Omega$ output impedance.
Differential current outputs are provided to support singleended or differential applications. Matching between the two current outputs ensures enhanced dynamic performance in a differential output configuration. The current outputs may be tied directly to an output resistor to provide two complementary, single-ended voltage outputs or fed directly into a transformer. The output voltage compliance range is 1.25 V .
The on-chip reference and control amplifier are configured for maximum accuracy and flexibility. The AD9754 can be driven by the on-chip reference or by a variety of external reference voltages. The internal control amplifier, which provides a wide ( $>10: 1$ ) adjustment span, allows the AD9754 full-scale current to be adjusted over a 2 mA to 20 mA range while maintaining excellent dynamic performance. Thus, the AD9754 may operate at reduced power levels or be adjusted over a 20 dB range to provide additional gain ranging capabilities.
The AD9754 is available in 28-lead SOIC and TSSOP packages. It is specified for operation over the industrial temperature range.

## PRODUCT HIGHLIGHTS

1. The AD9754 is a member of the wideband TxDAC high performance product family that provides an upward or downward component selection path based on resolution ( 8 to 14 bits), performance and cost. The entire family of TxDACs is available in industry standard pinouts.
2. Manufactured on a CMOS process, the AD9754 uses a proprietary switching technique that enhances dynamic performance beyond that previously attainable by higher power/ cost bipolar or BiCMOS devices.
3. On-chip, edge-triggered input CMOS latches readily interface to +2.7 V to +5 V CMOS logic families. The AD9754 can support update rates up to 125 MSPS.
4. A flexible single-supply operating range of +4.5 V to +5.5 V , and a wide full-scale current adjustment span of 2 mA to 20 mA , allows the AD9754 to operate at reduced power levels.
5. The current output(s) of the AD9754 can be easily configured for various single-ended or differential circuit topologies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700

World Wide Web Site: http://www.analog.com Fax: 781/326-8703
© Analog Devices, Inc., 1999


| Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION | 14 |  |  | Bits |
| DC ACCURACY ${ }^{1}$ <br> Integral Linearity Error (INL) $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Differential Nonlinearity (DNL) $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -3.0 \\ & -2.0 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 0.75 \end{aligned}$ | $\begin{aligned} & +3.0 \\ & +2.0 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| ANALOG OUTPUT <br> Offset Error Gain Error (Without Internal Reference) Gain Error (With Internal Reference) Full-Scale Output Current ${ }^{2}$ Output Compliance Range Output Resistance Output Capacitance | $\begin{aligned} & -0.02 \\ & -2 \\ & -5 \\ & 2.0 \\ & -1.0 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1.5 \\ & \\ & 100 \\ & 5 \end{aligned}$ | $\begin{aligned} & +0.02 \\ & +2 \\ & +5 \\ & 20.0 \\ & 1.25 \end{aligned}$ | \% of FSR \% of FSR $\%$ of FSR mA V $\mathrm{k} \Omega$ pF |
| REFERENCE OUTPUT <br> Reference Voltage <br> Reference Output Current ${ }^{3}$ | 1.14 | $\begin{aligned} & 1.20 \\ & 100 \end{aligned}$ | 1.26 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{nA} \end{aligned}$ |
| REFERENCE INPUT <br> Input Compliance Range Reference Input Resistance Small Signal Bandwidth | 0.1 | $\begin{aligned} & 1 \\ & 0.5 \end{aligned}$ | 1.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{M} \Omega \\ & \mathrm{MHz} \end{aligned}$ |
| TEMPERATURE COEFFICIENTS <br> Offset Drift <br> Gain Drift (Without Internal Reference) <br> Gain Drift (With Internal Reference) <br> Reference Voltage Drift |  | $\begin{aligned} & 0 \\ & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ |  | ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY <br> Supply Voltages AVDD DVDD <br> Analog Supply Current $\left(\mathrm{I}_{\text {AVDD }}\right)^{4}$ Digital Supply Current ( $\left.\mathrm{I}_{\mathrm{DVDD}}\right)^{5}$ Supply Current Sleep Mode ( $\left.\mathrm{I}_{\text {AVDD }}\right)^{6}$ Power Dissipation ${ }^{5}$ ( $5 \mathrm{~V}, \mathrm{I}_{\text {OUTFS }}=20 \mathrm{~mA}$ ) Power Supply Rejection Ratio ${ }^{7}$-AVDD Power Supply Rejection Ratio ${ }^{7}$-DVDD | $\begin{aligned} & 4.5 \\ & 2.7 \\ & \\ & \\ & \\ & -0.4 \\ & -0.025 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 34 \\ & 3.0 \\ & 4.0 \\ & 185 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \\ & 39 \\ & 5 \\ & 8 \\ & 220 \\ & +0.4 \\ & +0.025 \end{aligned}$ | V <br> V <br> mA <br> mA <br> mA <br> mW <br> \% of FSR/V <br> \% of FSR/V |
| OPERATING RANGE | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Measured at IOUTA, driving a virtual ground.
${ }^{2}$ Nominal full-scale current, $\mathrm{I}_{\mathrm{OUTFS}}$, is $32 \times$ the $\mathrm{I}_{\text {REF }}$ current.
${ }^{3}$ Use an external buffer amplifier to drive any external load.
${ }^{4}$ Requires +5 V supply.
${ }^{5}$ Measured at $\mathrm{f}_{\text {CLOCK }}=25 \mathrm{MSPS}$ and $\mathrm{I}_{\text {OUT }}=$ static full scale $(20 \mathrm{~mA})$.
${ }^{6}$ Logic level for SLEEP pin must be referenced to AVDD. Min $\mathrm{V}_{\mathrm{IH}}=3.5 \mathrm{~V}$.
${ }^{7} \pm 5 \%$ Power supply variation.
Specifications subject to change without notice.

DYNAMIC SPECIFICATIONS ${ }_{5}^{\left(T_{\text {mum }}\right.} \mathrm{To}_{\text {max }}$, AVDD $=+5 \mathrm{~V}$, DVDD $=+5 \mathrm{~V}, I_{\text {ourrs }}=20 \mathrm{~mA}$, Differential Transformer Coupled Output, $50 \Omega$ Doubly Terminated, unless otherwise noted)

| Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |
| Maximum Output Update Rate ( $\mathrm{f}_{\text {CLOCK }}$ ) | 125 |  |  | MSPS |
| Output Settling Time ( $\mathrm{t}_{\mathrm{sT}}$ ) (to 0.1\%) ${ }^{1}$ |  | 35 |  | ns |
| Output Propagation Delay ( $\mathrm{t}_{\text {PD }}$ ) |  | 1 |  | ns |
| Glitch Impulse |  | 5 |  | pV -s |
| Output Rise Time ( $10 \%$ to $90 \%)^{1}$ |  | 2.5 |  | ns |
| Output Fall Time ( $10 \%$ to $90 \%)^{1}$ |  | 2.5 |  |  |
| Output Noise ( $\mathrm{I}_{\text {OUTFS }}=20 \mathrm{~mA}$ ) |  | 50 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Output Noise ( $\mathrm{I}_{\text {OUTFS }}=2 \mathrm{~mA}$ ) |  | 30 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| AC LINEARITY |  |  |  |  |
| Spurious-Free Dynamic Range to Nyquist |  |  |  |  |
| $\mathrm{f}_{\text {CLOCK }}=25 \mathrm{MSPS} ; \mathrm{f}_{\mathrm{OUT}}=1.00 \mathrm{MHz}$ 0 dBFS Output |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 75 | 86 |  | dBc |
| -6 dBFS Output |  | 86 |  | dBc |
| -12 dBFS Output |  | 78 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=1.00 \mathrm{MHz}$ |  | 82 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=2.51 \mathrm{MHz}$ |  | 81 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=5.02 \mathrm{MHz}$ |  | 77 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=20.2 \mathrm{MHz}$ |  | 63 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=100 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=10 \mathrm{MHz}$ | 68 | 73 |  | dBc |
| Spurious-Free Dynamic Range within a Window |  |  |  |  |
| $\mathrm{f}_{\text {CLOCK }}=25 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=1.00 \mathrm{MHz} ; 2 \mathrm{MHz}$ Span | 84 | 93 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=5.02 \mathrm{MHz} ; 2 \mathrm{MHz}$ Span |  | 86 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=100 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=5.04 \mathrm{MHz}$; 4 MHz Span |  | 86 |  | dBc |
| Total Harmonic Distortion |  |  |  |  |
| $\mathrm{f}_{\text {CLOCK }}=25 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=1.00 \mathrm{MHz}$ |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -83 | -75 | dBc |
| $\mathrm{f}_{\text {CLOCK }}=50 \mathrm{MHz} ; \mathrm{f}_{\text {OUT }}=2.00 \mathrm{MHz}$ |  | -78 |  | dBc |
| $\mathrm{f}_{\text {CLOCK }}=100 \mathrm{MHz} ; \mathrm{f}_{\text {OUT }}=2.00 \mathrm{MHz}$ |  | -78 |  | dBc |
| Multitone Power Ratio (8 Tones at 110 kHz Spacing) |  |  |  |  |
| $\mathrm{f}_{\text {CLOCK }}=20 \mathrm{MSPS} ; \mathrm{f}_{\text {OUT }}=2.00 \mathrm{MHz}$ to 2.99 MHz |  | 85 |  | dBc |
| -6 dBFS Output |  | 84 |  | dBc |
| -12 dBFS Output |  | 87 |  | dBc |
| -18 dBFS Output |  | 88 |  | dBc |

NOTES
${ }^{1}$ Measured single-ended into $50 \Omega$ load.
Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (Tumt to $_{\text {Tuxa AVOD }}=+5 \mathrm{~V}$, ovoo $=+5 \mathrm{~V}$, Iovirs $=20$ mA unless otherwise noted)

| Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |  |  |
| Logic "1" Voltage @ DVDD $=+5 \mathrm{~V}^{1}$ | 3.5 | 5 |  | V |
| Logic "1" Voltage @ DVDD = +3 V | 2.1 | 3 |  | V |
| Logic "0" Voltage @ DVDD $=+5 \mathrm{~V}^{1}$ |  | 0 | 1.3 | V |
| Logic "0" Voltage @ DVDD = +3 V |  | 0 | 0.9 | V |
| Logic "1" Current | -10 |  | +10 | $\mu \mathrm{A}$ |
| Logic "0" Current | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Capacitance |  | 5 |  | pF |
| Input Setup Time ( $\mathrm{ts}_{\text {s }}$ ) | 2.0 |  |  | ns |
| Input Hold Time ( $\mathrm{t}_{\mathrm{H}}$ ) | 1.5 |  |  | ns |
| Latch Pulsewidth ( $\mathrm{L}_{\text {LPw }}$ ) | 3.5 |  |  | ns |

## NOTES

${ }^{1}$ When DVDD $=+5 \mathrm{~V}$ and Logic 1 voltage $\approx 3.5 \mathrm{~V}$ and Logic 0 voltage $\approx 1.3 \mathrm{~V}$, IVDD can increase by up to 10 mA depending on $\mathrm{f}_{\text {CLock }}$. Specifications subject to change without notice.


Figure 1. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS*

| Parameter | With <br> Respect to | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| AVDD | ACOM | -0.3 | +6.5 | V |
| DVDD | DCOM | -0.3 | +6.5 | V |
| ACOM | DCOM | -0.3 | +0.3 | V |
| AVDD | DVDD | -6.5 | +6.5 | V |
| CLOCK, SLEEP | DCOM | -0.3 | DVDD + 0.3 | V |
| Digital Inputs | DCOM | -0.3 | DVDD + 0.3 | V |
| IOUTA, IOUTB | ACOM | -1.0 | AVDD + 0.3 | V |
| ICOMP | ACOM | -0.3 | AVDD + 0.3 | V |
| REFIO, FSADJ | ACOM | -0.3 | AVDD + 0.3 | V |
| REFLO | ACOM | -0.3 | AVDD +0.3 | V |
| Junction Temperature |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature $(10 \mathrm{sec})$ |  |  | +300 | ${ }^{\circ} \mathrm{C}$ |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
.

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Descriptions | Package <br> Options |
| :--- | :--- | :--- | :--- |
| AD9754AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead 300 Mil SOIC | R-28 |
| AD9754ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead TSSOP <br> AD9754-EB | Evaluation Board |

$\star \mathrm{R}=$ Small Outline IC; RU $=$ Thin Shrink Small Outline Package.
THERMAL CHARACTERISTICS
Thermal Resistance
28-Lead 300 Mil SOIC

$$
\theta_{\mathrm{JA}}=71.4^{\circ} \mathrm{C} / \mathrm{W}
$$

$\theta_{\mathrm{JC}}=23^{\circ} \mathrm{C} / \mathrm{W}$
28-Lead TSSOP
$\theta_{\mathrm{JA}}=97.9^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}=14.0^{\circ} \mathrm{C} / \mathrm{W}$

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9754 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

