Monolithic N-Channel JFET Duals

PRODUCT SUMMARY				
$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	g_{fs} Min (mS)	I_G Typ (pA)	$\|V_{GS1} - V_{GS2}\|$Max (mV)
-1 to -6	-25	4.5	-1	20

FEATURES

- Anti Latchup Capability
- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 1 pA
- Low Noise
- High CMRR: 90 dB

BENEFITS

- External Substrate Bias—Avoids Latchup
- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- High-Speed Performance
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

APPLICATIONS

- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High Speed Comparators
- Impedance Converters

DESCRIPTION

The SST441NL is a monolithic high-speed dual JFET mounted in a single SO-8 package. This JFET is an excellent choice for use as wideband differential amplifiers in demanding test and measurement applications.

Pins 4 and 8 on the SST441NL and pin 4 on the U441NL part numbers enable the substrate to be connected to a positive, external bias (V_{DD}) to avoid latchup.

The U441NL in the hermetically sealed TO-78 package is available with full military processing.

The SO-8 package provides ease of manufacturing. The symmetrical pinout prevents improper orientation. The SO-8 package is available with tape-and-reel options for compatibility with automatic assembly methods.

Narrow Body SOIC



Top View
Marking Codes:
SST441NL - 441NL

TO-78



Top View
U441NL

ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage . . . . . -25 V
Gate Current . . . . . 50 mA
Lead Temperature ($^1/_{16}$" from case for 10 sec.) . . . . . 300°C
Storage Temperature . . . . . -55 to 150°C
Operating Junction Temperature . . . . . -55 to 150°C

Power Dissipation :
Per Side[a] . . . . . 300 mW
Total[b] . . . . . 500 mW

Notes
a. Derate 2.4 mW/°C above 25°C
b. Derate 4 mW/°C above 25°C

For applications information see AN102.

SPECIFICATIONS (T_A = 25°C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Limits Min	Limits Typ[a]	Limits Max	Unit
Static						
Gate-Source Breakdown Voltage	$V_{(BR)GSS}$	I_G = -1 µA, V_{DS} = 0 V	-25	-35		V
Gate-Source Cutoff Voltage	$V_{GS(off)}$	V_{DS} = 10 V, I_D = 1 nA	-1	-3.5	-6	V
Saturation Drain Current[b]	I_{DSS}	V_{DS} = 10 V, V_{GS} = 0 V	6	15	30	mA
Gate Reverse Current	I_{GSS}	V_{GS} = -15 V, V_{DS} = 0 V		-1	-500	pA
		T_A = 125°C		-0.2		nA
Gate Operating Current	I_G	V_{DG} = 10 V, I_D = 5 mA		-1	-500	pA
		T_A = 125°C		-0.2		nA
Gate-Source Forward Voltage	$V_{GS(F)}$	I_G = 1 mA , V_{DS} = 0 V		0.7		V
Dynamic						
Common-Source Forward Transconductance	g_{fs}	V_{DS} = 10 V, I_D = 5 mA f = 1 kHz	4.5	6	9	mS
Common-Source Output Conductance	g_{os}			20	200	µS
Common-Source Forward Transconductance	g_{fs}	V_{DS} = 10 V, I_D = 5 mA f = 100 MHz		5.5		mS
Common-Source Output Conductance	g_{os}			30		µS
Common-Source Input Capacitance	C_{iss}	V_{DS} = 10 V, I_D = 5 mA f = 1 MHz		3.5		pF
Common-Source Reverse Transfer Capacitance	C_{rss}			1		pF
Equivalent Input Noise Voltage	$\overline{e}_n$	V_{DS} = 10 V, I_D = 5 mA f = 10 kHz		4		$\frac{nV}{\sqrt{Hz}}$
Matching						
Differential Gate-Source Voltage	$\lvert V_{GS1} - V_{GS2} \rvert$	V_{DG} = 10 V, I_D = 5 mA		7	20	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta \lvert V_{GS1} - V_{GS2} \rvert}{\Delta T}$	V_{DG} = 10 V, I_D = 5 mA T_A = -55 to 125°C		10		µV/°C
Saturation Drain Current Ratio[c]	$\frac{I_{DSS1}}{I_{DSS2}}$	V_{DS} = 10 V, V_{GS} = 0 V		0.98		
Transconductance Ratio[c]	$\frac{g_{fs1}}{g_{fs2}}$	V_{DS} = 10 V, I_D = 5 mA f = 1 kHz		0.98		
Common Mode Rejection Ratio	CMRR	V_{DG} = 10 to 15 V, I_D = 5 mA		90		dB

Notes
a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
b. Pulse test: PW ≤ 300 µs duty cycle ≤ 3%.
c. Assumes smaller value in the numerator.

NNZ

TYPICAL CHARACTERISTICS (T_A = 25°C UNLESS OTHERWISE NOTED)

Drain Current and Transconductance vs. Gate-Source Cutoff Voltage



Gate Leakage Current



Output Characteristics



Output Characteristics



Output Characteristics



Output Characteristics



TYPICAL CHARACTERISTICS (T_A = 25°C UNLESS OTHERWISE NOTED)

Transfer Characteristics



Gate-Source Differential Voltage vs. Drain Current



Voltage Differential with Temperature vs. Drain Current



Common Mode Rejection Ratio vs. Drain Current



Circuit Voltage Gain vs. Drain Current



On-Resistance vs. Drain Current



TYPICAL CHARACTERISTICS (T_A = 25°C UNLESS OTHERWISE NOTED)

Common-Source Input Capacitance vs. Gate-Source Voltage



Common-Source Reverse Feedback Capacitance vs. Gate-Source Voltage



Output Conductance vs. Drain Current



Equivalent Input Noise Voltage vs. Frequency



Common-Source Forward Transconductance vs. Drain Current



On-Resistance and Output Conductance vs. Gate-Source Cutoff Voltage



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.