December 2001

FDG330P

# P-Channel 1.8V Specified PowerTrench<sup>®</sup> MOSFET

### **General Description**

This P-Channel 1.8V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications.

## Applications

- Battery management
- Load switch

# Features

• -2 A, -12 V.

- Low gate charge
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- Compact industry standard SC70-6 surface mount package

SC70-6

## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-12	V
V <sub>GSS</sub>	Gate-Source Voltage		± 8	V
ID	Drain Current – Continuous	(Note 1a)	-2	A
	- Pulsed		-6	
PD	Power Dissipation for Single Operation	(Note 1a)	0.75	W
		(Note 1b)	0.48	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperation	ture Range	–55 to +150	°C

# **Thermal Characteristics**


$R_{ ext{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	Note 1b)	260	°C/W


# Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.30	FDG330P	7"	8mm	3000 units

©2001 Fairchild Semiconductor Corporation

FDG330P Rev D (W)





**FAIRCHILD** 

					п
noted					
ditions	Min	Тур	Мах	Units	
		•	•	·	
250 μΑ	-12			V	
enced to 25°C		-2.7		mV/°C	
0 V			-1	μA	
0 V			100	nA	
0 V			-100	nA	
				<u> </u>	
250 μΑ	-0.4	-0.7	-1.5	V	
nced to 25°C		2.3		mV/°C	
0.0.4		0.4	110		
-2.0 A -1.7 A		84 107	110 150	mΩ	
-1.4 A		145	215		
0 A, T <sub>J</sub> = 125°C		98	148		
–5 V	-6			A	
2.0 A		6.8		S	
		1	1	L	
0 V,		477		pF	
σν,		106		nE	


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = -250 \mu A$	-12			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 µA, Referenced to 25°C		-2.7		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -10 V$ , $V_{GS} = 0 V$			-1	μA
I <sub>GSSF</sub>	Gate–Body Leakage, Forward	$V_{GS} = 8 V$ , $V_{DS} = 0 V$			100	nA
I <sub>GSSR</sub>	Gate–Body Leakage, Reverse	$V_{GS} = -8 V$ , $V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)			•	•	
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$	-0.4	-0.7	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 µA, Referenced to 25°C		2.3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -4.5 V$ , $I_D = -2.0 A$ $V_{GS} = -2.5 V$ , $I_D = -1.7 A$ $V_{GS} = -1.8 V$ , $I_D = -1.4 A$ $V_{GS} = -4.5 V$ , $I_D = -2.0 A$ , $T_1 = 125^{\circ}C$		84 107 145 98	110 150 215 148	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -2.0 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-6			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 V$ , $I_{D} = -2.0 A$		6.8		S
Dvnamio	Characteristics	-				
Ciss	Input Capacitance	$V_{DS} = -6.0 V$ , $V_{GS} = 0 V$ ,		477		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		186		pF
Crss	Reverse Transfer Capacitance			124		pF
Switchin	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = -6.0 \text{ V},  I_D = 1 \text{ A},$		10	20	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		11	20	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			12	22	ns
t <sub>f</sub>	Turn–Off Fall Time			18	32	ns
Qg	Total Gate Charge	$V_{DS} = -6.0 \text{ V},  I_D = -2.0 \text{ A},$		5	7	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS} = -4.5 V$		0.8		nC
$Q_{gd}$	Gate–Drain Charge			1.4		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source	Diode Forward Current			-0.62	A
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = -0.62 A$ (Note 2)		-0.7	-1.2	V
	sum of the junction-to-case and case-to-ambient th in pins. $R_{ALC}$ is guaranteed by design while $R_{ACA}$ is	ermal resistance where the case thermal reference is	defined as	the solder	mounting s	surface of

a.) 170°C/W when mounted on a 1 in  $^2\,\text{pad}$  of 2 oz. copper.

b.) 260°C/W when mounted on a minimum pad.


2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

FDG330P Rev D (W)



FDG330P

FDG330P Rev D (W)



FDG330P Rev D (W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> DenseTrench<sup>TM</sup> DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST $^{\textcircled{(0)}}$ OPTOLFASTr<sup>TM</sup>OPTOFFRFET<sup>TM</sup>PACMAGlobalOptoisolator<sup>TM</sup>POPTMGTO<sup>TM</sup>Power2HiSeC<sup>TM</sup>Power7ISOPLANAR<sup>TM</sup>QFETTMLittleFET<sup>TM</sup>QS<sup>TM</sup>MicroFET<sup>TM</sup>QT OptMicroPak<sup>TM</sup>Quiet SMICROWIRE<sup>TM</sup>SILENT

OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> VCX<sup>™</sup> STAR\*POWER<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> TruTranslation<sup>™</sup> UHC<sup>™</sup> UltraFET<sup>®</sup>

STAR\*POWER is used under license

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production