

## FDP8030L/FDB8030L

# N-Channel Logic Level PowerTrench® MOSFET

### **General Description**


This N-Channel Logic level MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETS feature faster switching and lower gate charge than other MOSFETS with comparable  $R_{\text{DS}(\text{on})}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.


### **Features**

- 80 A, 30 V.  $R_{DS(ON)} = 0.0035 \ \Omega \ @ \ V_{GS} = 10 \ V$   $R_{DS(ON)} = 0.0045 \ \Omega \ @ \ V_{GS} = 4.5 \ V$
- Critical DC electrical parameters specified at elevated temperature
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High performance trench technology for extremely low RDS(ON)
- 175°C maximum junction temperature rating





**FDB Series** 



Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

| Symbol                            | Parameter                                                                     | Ratings     | Units |
|-----------------------------------|-------------------------------------------------------------------------------|-------------|-------|
| $V_{DSS}$                         | Drain-Source Voltage                                                          | 30          | V     |
| V <sub>GSS</sub>                  | Gate-Source Voltage                                                           | ±20         | V     |
| I <sub>D</sub>                    | Drain Current - Continuous (Note 1)                                           | 80          | Α     |
|                                   | - Pulsed (Note 1)                                                             | 300         |       |
| P <sub>D</sub>                    | Total Power Dissipation @# T <sub>C</sub> = 25°C                              | 187         | W     |
|                                   | Derate above 25°C                                                             | 1.25        | W°C   |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range                              | -65 to +175 | °C    |
| T <sub>L</sub>                    | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 275         | °C    |

### **Thermal Characteristics**

| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case    | 0.8  | °C/W |
|-----------------|-----------------------------------------|------|------|
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | °C/W |


| Symbol                                | Parameter                                                  | Test Conditions                                                                                             | Min | Тур        | Max        | Units |
|---------------------------------------|------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------|-----|------------|------------|-------|
| Drain-Sc                              | ource Avalanche Ratings (Note                              | 1)                                                                                                          | I   | · I        | I          | I     |
| W <sub>DSS</sub>                      | Single Pulse Drain-Source<br>Avalanche Energy              | $V_{DD} = 20 \text{ V}, \qquad I_D = 80 \text{ A}$                                                          |     |            | 1500       | mJ    |
| I <sub>AR</sub>                       | Maximum Drain-Source Avalanche Current                     |                                                                                                             |     |            | 80         | Α     |
| Off Char                              | acteristics                                                |                                                                                                             |     |            |            |       |
| BV <sub>DSS</sub>                     | Drain-Source Breakdown Voltage                             | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$                                                               | 30  |            |            | V     |
| ΔBV <sub>DSS</sub><br>ΔT <sub>J</sub> | Breakdown Voltage Temperature<br>Coefficient               | $I_D = 250 \mu\text{A}$ , Referenced to 25°C                                                                |     | 23         |            | mV/°C |
| I <sub>DSS</sub>                      | Zero Gate Voltage Drain Current                            | $V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$                                                        |     |            | 10         | μА    |
| I <sub>GSSF</sub>                     | Gate-Body Leakage, Forward                                 | $V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$                                                        |     |            | 100        | nA    |
| I <sub>GSSR</sub>                     | Gate-Body Leakage, Reverse                                 | $V_{GS} = -20 \text{ V}$ $V_{DS} = 0 \text{ V}$                                                             |     |            | -100       | nA    |
| On Char                               | acteristics (Note 2)                                       |                                                                                                             | ı   |            | I          | ı     |
| $V_{GS(th)}$                          | Gate Threshold Voltage                                     | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$                                                                  | 1   | 1.5        | 2          | V     |
| $\Delta V_{GS(th)}$ $\Delta T_{,J}$   | Gate Threshold Voltage Temperature Coefficient             | $I_D = 250 \mu\text{A}$ , Referenced to 25°C                                                                |     | -5         |            | mV/°C |
| R <sub>DS(on)</sub>                   | Static Drain–Source On–Resistance                          | $V_{GS} = 10 \text{ V}, \qquad I_{D} = 80 \text{ A}$                                                        |     | 3.1<br>4.0 | 3.5<br>5.6 | mΩ    |
|                                       | OII—Nesistance                                             | $T_{J}=125^{\circ}C$ $V_{GS}=4.5 \text{ V}, \qquad I_{D}=70 \text{ A}$                                      |     | 3.6        | 4.5        |       |
| I <sub>D(on)</sub>                    | On–State Drain Current                                     | $V_{GS} = 4.5 \text{ V}, \qquad I_D = 70 \text{ A}$ $V_{GS} = 10 \text{ V}, \qquad V_{DS} = 10 \text{ V}$   | 60  | 3.0        | 4.5        | Α     |
| g <sub>FS</sub>                       | Forward Transconductance                                   | $V_{DS} = 10 \text{ V}, \qquad V_{DS} = 10 \text{ V}$                                                       | 00  | 170        |            | S     |
| Dynamia                               | Characteristics                                            | 150 101, 15 0011                                                                                            |     |            | I          |       |
| C <sub>iss</sub>                      | Characteristics Input Capacitance                          | $V_{DS} = 15 \text{ V}.$ $V_{GS} = 0 \text{ V}.$                                                            |     | 10500      |            | pF    |
| Coss                                  | Output Capacitance                                         | $\int_{0}^{1} V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$                    |     | 2700       |            | pF    |
| C <sub>rss</sub>                      | Reverse Transfer Capacitance                               | 1 - 1.0 WH 12                                                                                               |     | 1650       |            | рF    |
|                                       |                                                            |                                                                                                             |     | 1030       |            | ρι    |
|                                       | g Characteristics (Note 2)                                 |                                                                                                             | 1   | 1          |            | 1     |
| t <sub>D(on)</sub>                    | Turn-On Delay Time                                         | $V_{DD} = 15 \text{ V}, \qquad I_{D} = 50 \text{ A}, $ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 10 \Omega$ |     | 20         | 35         | ns    |
| t <sub>r</sub>                        | Turn-On Rise Time                                          | $R_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 10.22$                                                            |     | 185        | 225        | ns    |
| t <sub>D (off)</sub>                  | Turn-Off Delay Time                                        |                                                                                                             |     | 160        | 200        | ns    |
| t <sub>f</sub>                        | Turn-Off Fall Time                                         |                                                                                                             |     | 200        | 240        | ns    |
| Q <sub>g</sub>                        | Total Gate Charge                                          | $V_{DS} = 15 \text{ V},$<br>$I_{D} = 80 \text{ A}, V_{GS} = 5 \text{ V}$                                    |     | 120        | 170        | nC    |
| Q <sub>gs</sub>                       | Gate–Source Charge                                         | 1 <sub>D</sub> = 00 A, V <sub>GS</sub> = 3 V                                                                |     | 27         |            | nC    |
| $Q_{gd}$                              | Gate-Drain Charge                                          |                                                                                                             |     | 48         |            | nC    |
| Drain-Se                              | ource Diode Characteristics                                |                                                                                                             | 1   | 1          | T          | 1     |
| ls                                    | Maximum Continuous Drain-Source                            | Diode Forward Current (Note 1)                                                                              |     |            | 80         | Α     |
| I <sub>SM</sub>                       | Maximum Pulsed Drain-Source Diode Forward Current (Note 1) |                                                                                                             |     |            | 300        | Α     |
| V <sub>SD</sub>                       | Drain-Source Diode Forward Voltage                         | $V_{GS} = 0 \text{ V},  I_S = 80 \text{ A} \text{ (Note 1)}$                                                |     | 1          | 1.3        | V     |

#### Notes:

FDP8030L Rev C(W)

<sup>1.</sup> Pulse Test: Pulse Width <  $300\mu s,$  Duty Cycle < 2.0%

## **Typical Characteristics**







Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDP8030L Rev C(W)

## **Typical Characteristics**







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

FDP8030L Rev C(W)

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT $^{\text{TM}}$  QFET $^{\text{TM}}$  FACT Quiet Series $^{\text{TM}}$  QS $^{\text{TM}}$ 

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$ 

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition                                                                                                                                                                                                            |
|--------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.                                                                                    |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.                                                       |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.                                                   |

Rev. [