

# FDP18N50 / FDPF18N50

## 500V N-Channel MOSFET

### Features


- 18A, 500V,  $R_{DS(on)} = 0.265\Omega$  @  $V_{GS} = 10$  V
- Low gate charge ( typical 45 nC)
- Low  $C_{rss}$  ( typical 25 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability




### Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies and active power factor correction.



TO-220  
FDP Series



TO-220F  
FDPF Series



### Absolute Maximum Ratings

Symbol	Parameter	FDP18N50	FDPF18N50	Unit
$V_{DSS}$	Drain-Source Voltage	500		V
$I_D$	Drain Current - Continuous ( $T_C = 25^\circ C$ ) - Continuous ( $T_C = 100^\circ C$ )	18 10.8	18 * 10.8 *	A A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	72	72 *
$V_{GSS}$	Gate-Source voltage		$\pm 30$	V
$E_{AS}$	Single Pulsed Avalanche Energy	(Note 2)	945	mJ
$I_{AR}$	Avalanche Current	(Note 1)	18	A
$E_{AR}$	Repetitive Avalanche Energy	(Note 1)	23.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
$P_D$	Power Dissipation ( $T_C = 25^\circ C$ ) - Derate above $25^\circ C$	235 1.88	38.5 0.3	W W/ $^\circ C$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ C$
$T_L$	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds		300	$^\circ C$

\* Drain current limited by maximum junction temperature

### Thermal Characteristics

Symbol	Parameter	FDP18N50	FDPF18N50	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.53	3.3	$^\circ C/W$
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	$^\circ C/W$

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP18N50	FDP18N50	TO-220	-	-	50
FDPF18N50	FDPF18N50	TO-220F	-	-	50

## Electrical Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise noted


Symbol	Parameter	Conditions	Min.	Typ.	Max	Units	
<b>Off Characteristics</b>							
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$	500	--	--	V	
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.5	--	$\text{V}/^\circ\text{C}$	
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 500\text{V}$ , $V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 400\text{V}$ , $T_C = 125^\circ\text{C}$	-- --	-- --	1 10	$\mu\text{A}$ $\mu\text{A}$	
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30\text{V}$ , $V_{\text{DS}} = 0\text{V}$	--	--	100	nA	
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30\text{V}$ , $V_{\text{DS}} = 0\text{V}$	--	--	-100	nA	
<b>On Characteristics</b>							
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$	3.0	--	5.0	V	
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{V}$ , $I_D = 9\text{A}$	--	0.220	0.265	$\Omega$	
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 40\text{V}$ , $I_D = 9\text{A}$	(Note 4)	--	25	--	
<b>Dynamic Characteristics</b>							
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $f = 1.0\text{MHz}$	--	2200	2860	pF	
$C_{\text{oss}}$	Output Capacitance		--	330	430	pF	
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	25	40	pF	
<b>Switching Characteristics</b>							
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 250\text{V}$ , $I_D = 18\text{A}$ $R_G = 25\Omega$	--	55	120	ns	
$t_r$	Turn-On Rise Time		--	165	340	ns	
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	95	200	ns	
$t_f$	Turn-Off Fall Time		(Note 4, 5)	--	90	190	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 400\text{V}$ , $I_D = 18\text{A}$ $V_{\text{GS}} = 10\text{V}$	--	45	60	nC	
$Q_{\text{gs}}$	Gate-Source Charge		--	12.5	--	nC	
$Q_{\text{gd}}$	Gate-Drain Charge		(Note 4, 5)	--	19	--	nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>							
$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	18	--	A	
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	72	--	A	
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{V}$ , $I_S = 18\text{A}$	--	--	1.4	V	
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0\text{V}$ , $I_S = 18\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	--	500	--	ns	
$Q_{\text{rr}}$	Reverse Recovery Charge		(Note 4)	--	5.4	--	$\mu\text{C}$

### NOTES:


1. Repetitive Rating: Pulse width limited by maximum junction temperature
2.  $L = 5.2\text{mH}$ ,  $I_{AS} = 18\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 18\text{A}$ ,  $dI/dt \leq 200\text{A}/\mu\text{s}$ ,  $V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

## Typical Performance Characteristics


**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**




**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**



**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**




## Typical Performance Characteristics (Continued)


**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**




**Figure 9-1. Maximum Safe Operating Area - FDP18N50**



**Figure 9-2. Maximum Safe Operating Area - FDPF18N50**




**Figure 10. Maximum Drain Current vs. Case Temperature**




## Typical Performance Characteristics (Continued)


**Figure 11-1. Transient Thermal Response Curve - FDP18N50**




**Figure 11-2. Transient Thermal Response Curve - FDPF18N50**




### Gate Charge Test Circuit & Waveform





### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms



## Mechanical Dimensions


TO - 220



### Dimensions in Millimeters

## Mechanical Dimensions

TO-220F





## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	i-Lo™	Power-SPM™	TinyBoost™
Across the board. Around the world.™	ImpliedDisconnect™	PowerTrench®	TinyBuck™
ActiveArray™	IntelliMAX™	Programmable Active Droop™	TinyLogic®
Bottomless™	ISOPLANAR™	QFET®	TINYOPTO™
Build it Now™	MICROCOUPLER™	QS™	TinyPower™
CoolFET™	MicroPak™	QT Optoelectronics™	TinyWire™
CROSSVOLT™	MICROWIRE™	Quiet Series™	TruTranslation™
CTL™	Motion-SPM™	RapidConfigure™	µSerDes™
Current Transfer Logic™	MSX™	RapidConnect™	UHC®
DOME™	MSXPro™	ScalarPump™	UniFET™
E <sup>2</sup> CMOS™	OCX™	SMART START™	VCX™
EcoSPARK®	OCXPro™	SPM®	Wire™
EnSigna™	OPTOLOGIC®	STEALTH™	
FACT Quiet Series™	OPTOPLANAR®	SuperFET™	
FACT®	PACMAN™	SuperSOT™-3	
FAST®	PDP-SPM™	SuperSOT™-6	
FASTr™	POP™	SuperSOT™-8	
FPS™	Power220®	SyncFET™	
FRFET®	Power247®	TCM™	
GlobalOptoisolator™	PowerEdge™	The Power Franchise®	
GTO™	PowerSaver™		
HiSeC™			

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I26