



**ALPHA & OMEGA**  
SEMICONDUCTOR



**AO4419**

**P-Channel Enhancement Mode Field Effect Transistor**



### General Description

The AO4419 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , and low gate charge. This device is suitable for use as a load switch or in PWM applications. Standard Product AO4419 is Pb-free (meets ROHS & Sony 259 specifications).

### Features

$V_{DS}$  (V) = -30V  
 $I_D$  = -9.7 A ( $V_{GS}$  = -10V)  
 $R_{DS(ON)} < 20m\Omega$  ( $V_{GS}$  = -10V)  
 $R_{DS(ON)} < 35m\Omega$  ( $V_{GS}$  = -4.5V)

**UIS TESTED!**  
 **$R_g, C_{iss}, C_{oss}, C_{rss}$  Tested**



### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>AF</sup>	$I_D$	-9.7	A
$T_A=70^\circ\text{C}$		-8.1	
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	-40	
Power Dissipation <sup>A</sup>	$P_D$	3	W
$T_A=70^\circ\text{C}$		2.1	
Avalanche Current <sup>B, G</sup>	$I_{AR}$	-30	A
Repetitive avalanche energy 0.1mH <sup>B, G</sup>	$E_{AR}$	45	mJ
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>AF</sup>	$R_{\theta JA}$	31	40	°C/W
Maximum Junction-to-Ambient <sup>A</sup>		63	75	°C/W
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	21	30	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}, V_{GS}=0\text{V}$	-30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			-1 -5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm100$	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	-1.4	-2	-2.7	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=-10\text{V}, V_{DS}=-5\text{V}$	-40			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}, I_D=-9.7\text{A}$ $T_J=125^\circ\text{C}$		16	20	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}, I_D=-7\text{A}$		20.9 26	26 35	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-9.7\text{A}$		21.7		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=-1\text{A}, V_{GS}=0\text{V}$		-0.7	-1	V
$I_S$	Maximum Body-Diode Continuous Current				-1.2	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=-15\text{V}, f=1\text{MHz}$		1573	1900	pF
$C_{\text{oss}}$	Output Capacitance			319		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			211	295	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	3.3	6.7	8	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge (10V)	$V_{GS}=-10\text{V}, V_{DS}=-15\text{V}, I_D=-9.7\text{A}$		26.4	32	nC
$Q_g(4.5\text{V})$	Total Gate Charge (4.5V)			13.7	17	nC
$Q_{\text{gs}}$	Gate Source Charge			3.8		nC
$Q_{\text{gd}}$	Gate Drain Charge			6.8		nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=-10\text{V}, V_{DS}=-15\text{V}, R_L=1.5\Omega, R_{\text{GEN}}=3\Omega$		9.5		ns
$t_r$	Turn-On Rise Time			8		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			44.2		ns
$t_f$	Turn-Off Fall Time			22.2		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=-9.7\text{A}, dI/dt=100\text{A}/\mu\text{s}$		25.2	31	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=-9.7\text{A}, dI/dt=100\text{A}/\mu\text{s}$		14.1		nC
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=-9.7\text{A}, dI/dt=500\text{A}/\mu\text{s}$		23	28	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=-9.7\text{A}, dI/dt=500\text{A}/\mu\text{s}$		54		nC

A: The value of  $R_{\theta JA}$  is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using  $<300\ \mu\text{s}$  pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The SOA curve provides a single pulse rating.

F. The current rating is based on the  $t \leq 10\text{s}$  junction to ambient thermal resistance rating.

G:  $L=100\mu\text{H}, V_{DD}=0\text{V}, RG=0\Omega$ , rated  $V_{DS}=30\text{V}$  and  $V_{GS}=10\text{V}$

Rev5: May 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche Capability




Figure 10: Maximum Forward Biased Safe Operating Area (Note E)





Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note E)

---

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS****Figure 12: Normalized Maximum Transient Thermal Impedance**