

# STS9NF30L

# N-CHANNEL 30V - 0.015 $\Omega$ - 9A SO-8 LOW GATE CHARGE STripFET<sup>TM</sup> II POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STS9NF30L	30 V	<0.020 Ω	9 A


- TYPICAL R<sub>DS</sub>(on) =  $0.020 \Omega @ 5 V$
- TYPICAL Qg = 9.5 nC @ 4.5 V
- OPTIMAL R<sub>DS</sub>(on) x Qg TRADE-OFF
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED

#### **DESCRIPTION**


This application specific Power MOSFET is the second generation of STMicroelectronis unique "Single Feature Size\*\* strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS FOR MOBILE PC<sub>S</sub>



#### INTERNAL SCHEMATIC DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	30	V
V <sub>GS</sub>	Gate- source Voltage	± 18	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	9	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	5.7	Α
I <sub>DM</sub> (•)	Drain Current (pulsed)	36	Α
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	2.5	W

<sup>(•)</sup> Pulse width limited by safe operating area.

<u>December 2002</u> 1/8

.

# THERMAL DATA

<sup>(\*)</sup> When mounted on FR-4 board with 0.5 in² pad of Cu.

# **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 °C unless otherwise specified)

# OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu\text{A}, \ V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_C = 125^{\circ}C$			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 18 V			±100	nA

# ON (\*)

Ī	Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Ĭ	V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	1			V
	R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 4.5 A I <sub>D</sub> = 4.5 A		0.015 0.020	0.020 0.035	Ω

# DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS}=15 \text{ V}$ $I_{D}=4.5 \text{ A}$		13		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$ , $f = 1$ MHz, $V_{GS} = 0$		730 265 60		pF pF pF

# **ELECTRICAL CHARACTERISTICS** (continued)

# SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$\begin{aligned} &V_{DD} = 15 \text{ V} & I_{D} = 4.5 \text{ A} \\ &R_{G} = 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ &(\text{Resistive Load, Figure 1}) \end{aligned}$		15 80		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 24 V I <sub>D</sub> = 9 A V <sub>GS</sub> = 4.5 V (see test circuit, Figure 2)		9.5 3 4	12.5	nC nC nC

# **SWITCHING OFF**


Ī	Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
	t <sub>d(off)</sub> t <sub>f</sub>	Turn-off Delay Time Fall Time	$V_{DD}$ = 15 V $R_G$ = 4.7 $\Omega$ , (Resistive Load	$I_D = 4.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}$ I, Figure 3)		38 24		ns ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)				9 36	A A
V <sub>SD</sub> (*)	Forward On Voltage	I <sub>SD</sub> = 9 A V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 9 \text{ A}$ di/dt = 100A/ $\mu$ s $V_{DD} = 20 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 3)		38 30 1.6		ns nC A

<sup>(\*)</sup>Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.

# Safe Operating Area




# Thermal Impedance




*5*7


#### **Output Characteristics**




#### Transfer Characteristics




#### Transconductance




Static Drain-source On Resistance




#### Gate Charge vs Gate-source Voltage




# Capacitance Variations




#### Normalized Gate Threshold Voltage vs Temperature



#### Source-drain Diode Forward Characteristics



#### Thermal Impedance



# Normalized Breakdown Voltage Temperature.




Fig. 1: Switching Times Test Circuits For Resistive Load




Fig. 2: Gate Charge test Circuit






Fig. 3: Test Circuit For Diode Recovery Behaviour



# **SO-8 MECHANICAL DATA**

DIM.	mm			inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			1.75			0.068	
a1	0.1		0.25	0.003		0.009	
a2			1.65			0.064	
a3	0.65		0.85	0.025		0.033	
b	0.35		0.48	0.013		0.018	
b1	0.19		0.25	0.007		0.010	
С	0.25		0.5	0.010		0.019	
c1			45	(typ.)			
D	4.8		5.0	0.188		0.196	
Е	5.8		6.2	0.228		0.244	
е		1.27			0.050		
e3		3.81			0.150		
F	3.8		4.0	0.14		0.157	
L	0.4		1.27	0.015		0.050	
М			0.6			0.023	
S			8 (r	nax.)			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2001 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

47/