HALOGEN

FREE






N-Channel 30-V (D-S) MOSFET with Schottky Diode

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	$I_{D}\left(\Omega\right)$ $I_{D}\left(A\right)^{a}$			
30	0.0087 at V _{GS} = 10 V	20	21		
	0.010 at $V_{GS} = 4.5 \text{ V}$	20	21		

PowerPAK SO-8



Ordering Information: Si7160DP-T1-E3 (Lead (Pb)-free)


Si7160DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free According to IEC 61249-2-21 Available
- Ultra-Low On-Resistance Using High Density TrenchFET[®] Gen II Power MOSFET Technology
- Q_g Optimized
- New Low Thermal Resistance PowerPAK® Package with Low 1.07 mm Profile
- 100 % R_q Tested
- 100 % UIS Tested

APPLICATIONS

- Notebook
 - Logic DC/DC



Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V_{DS}	30	V	
Gate-Source Voltage		V _{GS}	± 16		
	T _C = 25 °C		20 ^a		
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	1 , [20 ^a	A	
Continuous Diain Current (1) = 130 °C)	T _A = 25 °C	I _D	17.8 ^{b, c}		
	T _A = 70 °C		14.2 ^{b, c}		
Pulsed Drain Current		I _{DM}	60		
Continuous Course Duein Diede Courset	T _C = 25 °C	1-	20 ^a		
Continuous Source-Drain Diode Current	T _A = 25 °C	ls —	4.5 ^{b, c}		
Avalanche Current	L = 0.1 mH	I _{AS}	20		
Single Pulse Avalanche Energy		E _{AS}	20	mJ	
Marian un Deure Dissination	T _C = 25 °C		27.7	w	
	T _C = 70 °C	P _D	17.7		
Maximum Power Dissipation	T _A = 25 °C	L LD	5 ^{b, c}		
	T _A = 70 °C		3.2 ^{b, c}		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature		260			

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R_{thJA}	20	25	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.4	4.5] 0/00	

Notes:

- a. Package Limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (<u>www.vishay.com/doc?73461</u>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 70 °C/W.

Document Number: 74954 S09-0273-Rev. B, 16-Feb-09

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static					L. L.		
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	30			V	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.0		2.5	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$			± 100	nA	
Zava Cata Valta da Busin Comunit	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	0.26 1		1	4	
Zero Gate Voltage Drain Current		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 100 ^{\circ}\text{C}$		12	100	mA	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
	R _{DS(on)}	V _{GS} = 10 V, I _D = 15 A		0.0072	0.0087	Ω	
Drain-Source On-State Resistance ^a		$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.0083	0.010		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 15 A		60		S	
Dynamic ^b				•			
Input Capacitance	C _{iss}			2970		pF	
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		475			
Reverse Transfer Capacitance	C _{rss}			180			
Total Gate Charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$		44	66	nC	
		V _{DS} = 15 V, V _{GS} = 4.5 V, I _D = 10 A		21	32		
Gate-Source Charge	Q_{gs}			6.9			
Gate-Drain Charge	Q_{gd}			5.8			
Gate Resistance	R_g	f = 1 MHz		1.0	1.5	Ω	
Turn-On Delay Time	t _{d(on)}			29	45		
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω $I_D \cong$ 10 A, V_{GEN} = 4.5 V, R_g = 1 Ω		115	175		
Turn-Off Delay Time	t _{d(off)}			43	65		
Fall Time	t _f			21	35	no	
Furn-On Delay Time t _{d(on)}				15	25	ns	
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω		12	20		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		33	50		
Fall Time	t _f			8	15		
Drain-Source Body Diode Characterist	cs						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			20	А	
Pulse Diode Forward Current ^a	I _{SM}				60	A	
Body Diode Voltage	V_{SD}	I _S = 2 A		0.36	0.42	V	
Body Diode Reverse Recovery Time t _{rr}				29	45	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$I_F = 4 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$		21	35	nC	
Reverse Recovery Fall Time	t _a			15		ns	
Reverse Recovery Rise Time	t _b			14			


Notes:

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






V_{GS} - Gate-to-Source Voltage (V) **Transfer Characteristics**




V_{DS} - Drain-to-Source Voltage (V)




On-Resistance vs. Junction Temperature

Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Source-Drain Diode Forward Voltage








Reverse Current (Schottky)


Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



T_C - Case Temperature (°C)

Current Derating*





T_A - Ambient Temperature (°C)


Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?74954.

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com
Revision: 11-Mar-11 1