June 2000 DISTRIBUTION GROUP\*

# MTP3055VL

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### **General Description**


This N-Channel Logic Level MOSFET has been designed specifically for low voltage, high speed switching applications i.e. power supplies and power motor controls.


This MOSFET features faster switching and lower gate charge than other MOSFETs with comparable  $R_{\text{DS(ON)}}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies).

#### **Features**

- 12 A, 60 V.  $R_{DS(ON)} = 0.18 \Omega @ V_{GS} = 5 V$
- Critical DC electrical parameters specified at elevated temperature.
- Low drive requirements allowing operation directly from logic drivers. Vgs(th) < 2 V.</li>
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- 175°C maximum junction temperature rating.





Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	60	V
V <sub>GSS</sub>	Gate-Source Voltage	<u>+</u> 15	V
$I_D$	Drain Current - Continuous	12	А
	- Pulsed	42	
P <sub>D</sub>	Power Dissipation @ T <sub>C</sub> = 25°C	48	W
	Derate above 25°C	0.32	W/∘C
$T_J$ , $T_{STG}$	Operating and Storage Junction Temperature Range	-65 to +175	∘C
<u> Thermal</u>	Characteristics		
R <sub>eJC</sub>	Thermal Resistance, Junction-to- Case	3.13	∘C/W
R <sub>AJA</sub>	Thermal Resistance, Junction-to- Ambient (Note 1)	62.5	°C/W

Package Outlines and Ordering Information

Device Marking	Device	Package Information	Quantity
MTP3055VL	MTP3055VL	Rails/Tubes	45 units

<sup>\*</sup> Die and manufacturing source subject to change without prior notification.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
DRAIN-S	OURCE AVALANCHE RATI	NGS (Note 2)				
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	V <sub>DD</sub> = 25 V, I <sub>D</sub> = 12 A			72	mJ
I <sub>AR</sub>	Maximum Drain-Source Avalanche	e Current			12	Α
Off Chara	cteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown	$V_{GS} = 0 \text{ V}, I_{D} = 250  \mu\text{A}$	60			V
555	Voltage	1 1				
$\Delta BV_{DSS} \over \Delta T_{ m J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		55		mV/°C
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$			10	μΑ
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 150^{\circ}\text{C}$			100	
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0 V			100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -15 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	cteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	1.6	2	V
ΔV <sub>GS(th)</sub> ΔΤι	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 5 \text{ V}, I_D = 6 \text{ A},$		0.100	0.180	Ω
$V_{DS(on)}$	Drain-Source On-Voltage On-Resistance	$V_{GS} = 5 \text{ V}, I_D = 12 \text{ A}$			2.6	V
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 8 \text{ V}, I_{D} = 6 \text{ A}$	5	8.7		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		345	570	pF
Coss	Output Capacitance	f = 1.0 MHz		110	160	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		30	40	pF
Oitalala						
	Characteristics (Note 2) Turn-On Delay Time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 12 A,			20	ns
t <sub>d(on)</sub>	Turn-On Rise Time	$V_{GS} = 5 \text{ V}, R_{GEN} = 9.1 \Omega$			190	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1			30	ns
t <sub>f</sub>	Turn-Off Fall Time	1			90	ns
Q <sub>q</sub>	Total Gate Charge	V <sub>DS</sub> = 48 V,		7.8	10	nC
Q <sub>gs</sub>	Gate-Source Charge	$I_D = 12 \text{ A}, V_{GS} = 5 \text{ V}$		1.7		nC
Q <sub>gd</sub>	Gate-Drain Charge	1		3.2		nC
					I	
	urce Diode Characteristics			1	40	Ι ,
Is	Maximum Continuous Drain-Source				12	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Di	1			42	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 12 \text{ A}$ (Note 2)			1.3	٧
t <sub>rr</sub>	Drain-Source Reverse Recovery Time	$I_F = 12 \text{ A}, \text{ di/dt} = 100 \text{A}/\mu \text{s}$		55		nS

<sup>1.</sup>  $R_{0,JA}$  is the sum of the juntion-to-case and case-to-ambient thermal resistance. 2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	Power247™	SuperFET™
				•
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench®	SuperSOT™-6
CoolFET™	FRFET™	MicroFET™	QFET®	SuperSOT™-8
$CROSSVOLT^{\text{TM}}$	GlobalOptoisolator™	MicroPak™	$QS^{TM}$	SyncFET™
DOME™	GTO™ .	MICROWIRE™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EcoSPARK™	HiSeC™	MSX <sup>TM</sup>	Quiet Series™	TINYOPTO™
$E^2CMOS^{TM}$	I <sup>2</sup> C <sup>TM</sup>	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	<i>i-</i> Lo <sup>™</sup>	$OCX^{TM}$	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro <sup>™</sup>	μSerDes™	UltraFET <sup>®</sup>
<b>FACT Quiet Serie</b>		OPTOLOGIC®	SILENT SWITCHER®	VCX™
Across the board	d. Around the world.™	OPTOPLANAR™	SMART START™	
		PACMAN™	SPM™	
The Power France	cnise		0	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

POPTM

#### LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Stealth™

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I11