Power MOSFET

30 V, 7.5 A, Dual N-Channel, SOIC-8

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Dual SOIC-8 Surface Mount Package Saves Board Space
- This is a Pb-Free Device

Applications

- Disk Drives
- DC-DC Converters
- Printers

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Rating		Symbol	Value	Unit	
Drain-to-Source Voltage		V_{DSS}	30	V	
Gate-to-Source Voltage		V_{GS}	±20	V	
Continuous Drain		T _A = 25°C	I _D	5.5	Α
Current R _{θJA} (Note 1)		T _A = 70°C		4.4	
Power Dissipation R _{0JA} (Note 1)		T _A = 25°C	P _D	1.14	W
Continuous Drain		T _A = 25°C	I _D	4.5	Α
Current R _{θJA} (Note 2)	Steady	T _A = 70°C		3.5	
Power Dissipation R _{0JA} (Note 2)	State	T _A = 25°C	P _D	0.68	W
Continuous Drain		T _A = 25°C	I _D	7.5	Α
Current R _{0JA} t < 10 s (Note 1)		T _A = 70°C		6.0	
Power Dissipation R _{0JA} t < 10 s (Note 1)		T _A = 25°C	P _D	1.95	W
Pulsed Drain Current		= 25°C, = 10 μs	I _{DM}	30	Α
Operating Junction and Storage Temperature		T _J , T _{STG}	–55 to +150	°C	
Source Current (Body Diode)		IS	2.0	Α	
Single Pulse Drain-to-Source Avalanche Energy T_J = 25°C, V_{DD} = 30 V, V_{GS} = 10 V, I_L = 7.5 A_{pk} , L = 1.0 mH, R_G = 25 Ω		EAS	28	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C	

THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	110	
Junction-to-Ambient – t≤10 s (Note 1)	$R_{\theta JA}$	64	°C/W
Junction-to-FOOT (Drain)	$R_{\theta JF}$	40	0/11
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	183.5	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Max	I _D Max
30 V	24 mΩ @ 10 V	7.5 A
00 1	36 mΩ @ 4.5 V	7.571


N-Channel



MARKING DIAGRAM & PIN ASSIGNMENT



SOIC-8 CASE 751 STYLE 11



4840N = Device Code
A = Assembly Location
Y = Year
WW = Work Week

■ = Pb–Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD4840NR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)jk

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•					•	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D) = 250 μΑ	30			V
Drain-to-Source Breakdown Voltage Tem- perature Coefficient	V _{(BR)DSS} /T _J				18		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	
		V _{DS} = 24 V	T _J = 100°C			10	μΑ
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0 V, V_{C}$	_{SS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$	_O = 250 μA	1.5		3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 6.9 A		16	24	
		V _{GS} = 4.5 V	I _D = 5.0 A		26	36	mΩ
Forward Transconductance	9FS	$V_{DS} = 1.5 V,$	I _D = 6.9 A		15		S
CHARGES, CAPACITANCES AND GATE F	RESISTANCE						
Input Capacitance	C _{ISS}				520		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 N	/IHz, V _{DS} = 15 V		140		pF
Reverse Transfer Capacitance	C _{RSS}	1			70		
Total Gate Charge	Q _{G(TOT)}				4.8		
Threshold Gate Charge	Q _{G(TH)}	45.4.7	45.771 00.4		1.1		nC
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} =$	15 V, I _D = 6.9 A		2.1		
Gate-to-Drain Charge	Q_{GD}	1			1.9		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 6.9 A			9.5		nC
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}				7.6		
Rise Time	t _r	V _{GS} = 10 V, V	nn = 15 V,		5.0		ns
Turn-Off Delay Time	t _{d(OFF)}	I _D = 1.0 A, R			17		
Fall Time	t _f	1			3.0		
DRAIN-TO-SOURCE CHARACTERISTICS	3						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V	T _J = 25°C		0.76	1.0	V
		I _D = 2.0 A	T _J = 125°C		0.58		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 2.0 \text{ A}$			12.5		1
Charge Time	Ta				7.3		ns
Discharge Time	T _b				5.2		1
Reverse Recovery Time	Q _{RR}				6.0		nC
PACKAGE PARASITIC VALUES	•				-	-	
Source Inductance	L _S	T _A = 25°C			0.66		nΗ
Drain Inductance	L _D				0.20		nH
Gate Inductance	L _G				1.50		nH
Gate Resistance	R _G				2.0	3.0	Ω

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area






Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

PACKAGE DIMENSIONS



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	NCHES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27 BSC		0.05	0 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 11:

- SOURCE 1
 - GATE 1 2
- SOURCE 2
- GATE 2 DRAIN 2
- DRAIN 2
- DRAIN 1
- DRAIN 1

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NTMD4840N/D