July 2003



FDZ2553NZ

Monolithic Common Drain N-Channel 2.5V Specified PowerTrench^o BGA MOSFET

General Description


Combining Fairchild's advanced 2.5V specified PowerTrench process with state-of-the-art BGA packaging, the FDZ2553N minimizes both PCB space and $R_{DS(ON)}$. This common drain BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low $R_{DS(ON)}$.

Applications

- Battery management
- Load switch
- Battery protection

Features

- 9.6 A, 20 V. $R_{DS(ON)} = 14 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 20 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Occupies only 0.10 cm² of PCB area: 1/3 the area of SO-8.
- Ultra-thin package: less than 0.70 mm height when mounted to PCB.
- ESD protection diode (note 3)
- Outstanding thermal transfer characteristics: significantly better than SO-8.
- Ultra-low Qg x RDS(ON) figure-of-merit
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless other wise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source	e Voltage		20	V
V _{GSS}	Gate-Sourc	e Voltage		±12	
D	Drain Current – Continuous (Note 1a)		(Note 1a)	9.6	A
		 Pulsed 		20	
Po	Power Diss	ipation (Steady State)	(Note 1a)	2.1	W
T _J , T _{STG}	Operating a	nd Storage Junction T	emperature Range	-55 to +150	°C
Therma	I Charac	teristics		60	<u>ослл</u>
Therma	I Charac	teristics		60	∘cw
Therma R _{0JA} R _{0JB}	I Charac Thermal Re Thermal Re	teristics sistance, Junction-to-A sistance, Junction-to-E	Ambient (Note 1a) Ball (Note 1)	60 6.3	°C/W
Therma R _{өја} R _{өјв} R _{өјс}	I Charact Thermal Re Thermal Re Thermal Re	teristics sistance, Junction-to-A sistance, Junction-to-G sistance, Junction-to-G	Ambient (Note 1a) Ball (Note 1) Case (Note 1)		°C/W
Therma R _{өја} R _{өјв} R _{өјс}	I Charact Thermal Re Thermal Re Thermal Re	teristics sistance, Junction-to-A sistance, Junction-to-E	Ambient (Note 1a) Ball (Note 1) Case (Note 1)	6.3	°CW
Therma R _{өја} R _{өјв} R _{өјс}	I Charact Thermal Re Thermal Re Thermal Re e Markin	teristics sistance, Junction-to-A sistance, Junction-to-G sistance, Junction-to-G	Ambient (Note 1a) Ball (Note 1) Case (Note 1)	6.3	C/W

© 2003 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	20			V
ΔBV dss ΔTJ	Breakdown Voltage Temperature Coefficient	ID = 250 μ A, Referenced to 25°C		12		mV/⁰C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
GSS	Gate–Body Leakage	$V_{GS} = \pm 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±10	μA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 250 \mu A$	0.6	0.9	1.5	V
$\Delta V_{GS(th)} \Delta TJ$	Gate Threshold Voltage Temperature Coefficient	ID = 250 μ A, Referenced to 25°C		-0.3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance			12 16 16	14 20 24	mΩ
D(on)	On–State Drain Current	$V_{GS} = 4.5 V$, $V_{DS} = 5 V$	10	20		Α
g fs	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 9.6 A$		45		S
Dynamic	c Characteristics					
Ciss	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1240		pF
Coss	Output Capacitance	f = 1.0 MHz		320		pF
Crss	Reverse Transfer Capacitance			170		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$		2.1		Ω
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 10 V$, $I_D = 1 A$,		10	20	ns
tr	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		14	26	ns
t _{d(off)}	Turn–Off Delay Time	1		26	42	ns
t _f	Turn–Off Fall Time			11	19	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_D = 9.6 \text{ A},$		13	18	nC
Q _{gs}	Gate–Source Charge	$V_{GS} = 5 V$		3		nC
Q _{gd}	Gate-Drain Charge			3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
s	Maximum Continuous Drain-Source				1.7	А
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 1.7 A$ (Note 2)		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	I⊧ = 9.6A,		20		nS
Q _{rr}	Diode Reverse Recovery Charge	d _{iF} /d _t = 100 A/μs		6	1	nC

Notes:

R_{eJA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to
the circuit board side of the sol der ball, R_{aJB}, is defined for reference. For R_{eJC}, the thermal reference point for the case is defined as the top surface of the
copper chip carrier. R_{eJC} and R_{eJB} are guaranteed by design while R_{eJA} is determined by the user's board design.


(a). $R_{BJA} = 60^{\circ}$ C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

(b). $R_{\rm \theta JA}$ = 108°C/W when mounted on a minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.


FDZ2553NZ



FDZ2553NZ



FDZ2553NZ



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect [™]	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench [®]	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET [®]	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic®
E²CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I²C™	OCX™	RapidConfigure™	UHC™
Across the board	I. Around the world.™	OCXPro™	RapidConnect™	UltraFET®
The Power Franc	hise™	OPTOLOGIC [®]	SILENT SWITCHER [®]	VCX™
Programmable A	ctive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production