May 1998



SEMICONDUCTOR TM

NDS9925A Dual N-Channel Enhancement Mode Field Effect Transistor

General Description

SO-8 N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 4.5 A, 20 V. $R_{DS(ON)} = 0.060 \ \Omega \ @ V_{GS} = 4.5 \ V$ $R_{DS(ON)} = 0.075 \ \Omega \ @ V_{GS} = 2.7 \ V.$
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.

	U					
SOT	-23 Super	rSOT [™] -6	SuperSOT [™] -8	SO-8	SOT-223	SOIC-16
	D1 D2 D1	ND5A 9925A G1	G2 2			- 4 - 3 - 2 - 1
Absolu	SO-8 Ite Maximum Ra	^µ S1	5°C unless otherwise	e noted		
	SO-8 Ite Maximum Ra	^µ S1	5°C unless otherwise	e noted	NDS9925A	Units
Symbol	ite Maximum Ra	atings $T_A = 26$	5°C unless otherwise	e noted	NDS9925A 20	Units V
Symbol V _{DSS}	te Maximum Ra	e S1	5°C unless otherwise	e noted		
Symbol V _{DSS} V _{GSS}	The Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage	e S1	5°C unless otherwise	e noted	20	V
Symbol V _{DSS} V _{GSS}	Ite Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage Drain Current	e		e noted	20 ±8	V V
Symbol V _{DSS} V _{GSS} I _D	Ite Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage Drain Current	atings $T_A = 25$ e e Continuous Pulsed		e noted	20 ±8 4.5	V V
Symbol V _{DSS} V _{GSS} I _D	Te Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage Drain Current	atings $T_A = 25$ e e Continuous Pulsed r Dual Operation	(Note 1a)		20 ±8 4.5 15	V V A
Symbol V _{DSS} V _{GSS} I _D	Ite Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage Drain Current - Power Dissipation for	atings $T_A = 25$ e e Continuous Pulsed r Dual Operation	(Note 1a)	e noted	20 ±8 4.5 15 2	V V A
Absolu Symbol V _{DSS} V _{GSS} I _D P _D	Ite Maximum Ra Parameter Drain-Source Voltage Gate-Source Voltage Drain Current - Power Dissipation for	atings $T_A = 25$ e e Continuous Pulsed r Dual Operation	(Note 1a) (Note 1a)	e noted	20 ±8 4.5 15 2 1.6	V V A

 THERMAL CHARACTERISTICS

 R_{eUA}
 Thermal Resistance, Junction-to-Ambient (Note 1a)
 78
 °C/W


 R_{eUC}
 Thermal Resistance, Junction-to-Case (Note 1)
 40
 °C/W


© 1998 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHA	RACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{gg} = 0 V, I_{D} = 250 \mu A$	20			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 V, V_{GS} = 0 V$			1	μA
	Gate - Body Leakage, Forward	$V_{gg} = 8 V, V_{Dg} = 0 V$			100	nA
	Gate - Body Leakage, Reverse	$V_{gg} = -8 V, V_{Dg} = 0 V$			-100	nA
ON CHAR	ACTERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, \ I_{\text{D}} = 250 \ \mu\text{A}$	0.4		1	V
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{gg} = 4.5 \text{ V}, \ I_{p} = 4.5 \text{ A}$			0.06	Ω
		$V_{gg} = 2.7 V, I_{D} = 4 A$			0.075	
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	15			Α
DRAIN-SC	URCE DIODE CHARACTERISTICS AND MA	XIMUM RATINGS				
I _s	Maximum Continuous Drain-Source Diode Forward Current				1.3	А
V _{SD}	Drain-Source Diode Forward Voltage	$V_{gs} = 0 V, I_s = 1.3 A$ (Note 2)			1.2	V

Notes :


1. R_{g.M} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{g.K} is guaranteed by design while $\mathrm{R}_{\mathrm{\theta CA}}$ is determined by the user's board design.






Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.


NDS9925A Rev. A











September 1998, Rev. A

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM CoolFETTM CROSSVOLTTM E²CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FAST[®] FASTrTM GTOTM HiSeCTM ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[™] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.