October 2001



# FDS6892AZ

# Dual N-Channel Logic Level PWM Optimized PowerTrench<sup>®</sup> MOSFET


# **General Description**


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

# Features

- $\mbox{ r.5 A, 20 V. } R_{\text{DS(ON)}} = 18 \mbox{ m}\Omega \ @ \ V_{\text{GS}} = 4.5 \ V \\ R_{\text{DS(ON)}} = 24 \mbox{ m}\Omega \ @ \ V_{\text{GS}} = 2.5 \ V \\ \label{eq:DS(ON)}$
- Low gate charge (12 nC typical)
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





# Absolute Maximum Ratings T<sub>A=25°C</sub> unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Sour	ce Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage			± 12	V
I <sub>D</sub>	Drain Current – Continuous		(Note 1a)	7.5	А
	– Pulsed			30	
P <sub>D</sub>	Power Dissipation for Dual Operation			2	W
	Power Diss	ipation for Single Operati	ON (Note 1a)	1.6	
			(Note 1b)	1	
			(Note 1c)	0.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		nperature Range	-55 to +150	°C
Therma	l Charac	teristics			
R <sub>θJA</sub>	Thermal Re	sistance, Junction-to-Am	bient (Note 1a)	78	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)			40	°C/W
Packag	e Markin	g and Ordering	Information		
Device Marking		Device	Reel Size	Tape width	Quantity
FDS6892AZ		FDS6892AZ	13"	12mm	2500 units

©2001 Fairchild Semiconductor Corporation

FDS6892AZ Rev C (W)


FDS6892AZ

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			l	I	l
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	20			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		14		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current				1 10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V},  V_{DS} = 0 \text{ V}$			10	μΑ
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-10	μΑ
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	0.6	1.0	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = 4.5 \; V,  I_D = 7.5 \; A \\ V_{GS} = 2.5 \; V,  I_D = 6.5 \; A \\ V_{GS} = 4.5 \; V, I_D = 7.5 \; A, T_J = 125^\circ C \end{array} $		13 18 19	18 24 28	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 V,  V_{DS} = 5 V$	15			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, \qquad I_{\text{D}} = 7.5 \text{ A}$		36		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V},  V_{GS} = 0 \text{ V},$		1286		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		305		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			161		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 V, I_D = 1 A,$		10	20	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$		14	25	ns
t <sub>d(off)</sub>	Turn–Off Delay Time	-		25	40	ns
t <sub>f</sub>	Turn–Off Fall Time			8	16	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V},  I_{D} = 7.5 \text{ A},$		12	17	nC
Q <sub>gs</sub>	Gate–Source Charge	V <sub>GS</sub> = 4.5 V		2.6		nC
Q <sub>gd</sub>	Gate–Drain Charge			3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
	Maximum Continuous Drain-Source				1.3	Α
ls	Drain–Source Diode Forward	$V_{GS} = 0 V$ , $I_S = 1.3 A$ (Note 2)		0.7	1.2	V

Scale 1 : 1 on letter size paper


**2.** Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.



FDS6892AZ

FDS6892AZ Rev C (W)



FDS6892AZ

FDS6892AZ Rev C (W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> DenseTrench<sup>TM</sup> DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST $^{\textcircled{(0)}}$ OPTOLFASTr<sup>TM</sup>OPTOFFRFET<sup>TM</sup>PACMAGlobalOptoisolator<sup>TM</sup>POPTMGTO<sup>TM</sup>Power2HiSeC<sup>TM</sup>Power7ISOPLANAR<sup>TM</sup>QFETTMLittleFET<sup>TM</sup>QS<sup>TM</sup>MicroFET<sup>TM</sup>QT OptMicroPak<sup>TM</sup>Quiet SMICROWIRE<sup>TM</sup>SILENT

OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> VCX<sup>™</sup> STAR\*POWER<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> TruTranslation<sup>™</sup> UHC<sup>™</sup> UltraFET<sup>®</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production