

FDS6898A

Dual N-Channel Logic Level PWM Optimized PowerTrench[®] MOSFET

General Description

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- 9.4 A, 20 V $\begin{array}{c} {\sf R}_{\sf DS(ON)} = 14 \ m\Omega \ @ \ {\sf V}_{\sf GS} = 4.5 \ {\sf V} \\ {\sf R}_{\sf DS(ON)} = 18 \ m\Omega \ @ \ {\sf V}_{\sf GS} = 2.5 \ {\sf V} \end{array}$
- Low gate charge (16 nC typical)
- High performance trench technology for extremely low R_{DS(ON)}
- High power and current handling capability





Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter			Ratings	Uni
V _{DSS}	Drain-Source Voltage			20	
V _{GSS}	Gate-Source Voltage			± 12	
I _D	Drain Curren	t – Continuous	(Note 1a)	9.4	A
		– Pulsed		38	
P _D	Power Dissipation for Dual Operation			2	W
	Power Dissip	pation for Single Operation	ו (Note 1a)	1.6	
			(Note 1b)	1	
			(Note 1c)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C
Therma	I Charact	eristics			
D	Thormol Boo	intense lunction to Ambi	opt (Nata 4a)	70	°C /
R _{eJA}	Thermal Res	istance, Junction-to-Amb	ent (Note 1a)	78	°C/\
R _{eJA} R _{eJC} Packag	Thermal Res Thermal Res e Marking	istance, Junction-to-Amb istance, Junction-to-Case J and Ordering I	ient (Note 1a) (Note 1) nformation	78 40	^C/\ ۵C/\
R _{0JA} R _{0JC} Packag Device	Thermal Res Thermal Res e Marking Marking	istance, Junction-to-Amb istance, Junction-to-Case and Ordering In Device	ient (Note 1a) (Note 1) nformation Reel Size	78 40 Tape width	°C/∖ ○C/∖ Quantity

©2001 Fairchild Semiconductor Corporation

FDS6898A

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		21		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			1	μΑ
GSSF	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -12 \ V, V_{DS} = 0 \ V$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	0.5	1	1.5	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-3.5		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = 4.5 \ V, \ I_D = 9.4 \ A \\ V_{GS} = 2.5 \ V, \ I_D = 8.3 \ A \\ V_{GS} = 4.5 \ V, \ I_D = 9.4 \ A, T_J = 125^\circ C \end{array} $		10 13 14	14 18 21	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = 4.5V, \qquad V_{DS} = 5 V$	19			А
g fs	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, \qquad I_{\text{D}} = 9.4 \text{ A}$		47		S
Dvnamio	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}.$ $V_{GS} = 0 \text{ V}.$		1821		pF
Coss	Output Capacitance	f = 1.0 MHz		440		pF
Crss	Reverse Transfer Capacitance	_		208		pF
Switchin	a Characteristics (here a)					1
	Turn-On Delay Time	$V_{DD} = 10 V_{c}$ $I_{D} = 1 A_{c}$		10	20	ns
tr	Turn–On Rise Time	$V_{GS} = 4.5 V$, $R_{GEN} = 6 \Omega$		15	27	ns
	Turn–Off Delay Time			34	55	ns
t _f	Turn–Off Fall Time	-		16	29	ns
Q _a	Total Gate Charge	$V_{DS} = 10 V$, $I_D = 9.4 A$.		16	23	nC
	Gate–Source Charge	V _{GS} = 4.5 V		3		nC
Q _{ad}	Gate–Drain Charge	-		4		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings		1	1	1
s	Maximum Continuous Drain-Source	Diode Forward Current			1.3	А
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)		0.7	1.2	V
Stes: $R_{\theta,A}$ is the sun the drain pins.	n of the junction-to-case and case-to-ambient therm $R_{\theta UC}$ is guaranteed by design while $R_{\theta CA}$ is determ a) 78°C/W when mounted on a 0.5in ² pad of 2 oz copper	 b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper 	s defined a پر c)	as the solde 135°C/W minimum i	er mounting when mour mounting p	surface o nted on a ad.



FDS6898A Rev C (W)



FDS6898A Rev C (W)



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM DenseTrenchTM DOMETM EcoSPARKTM E²CMOSTM EnSignaTM FACTTM FACT Quiet SeriesTM FAST $^{\textcircled{(0)}}$ OPTOLFASTrTMOPTOFFRFETTMPACMAGlobalOptoisolatorTMPOPTMGTOTMPower2HiSeCTMPower7ISOPLANARTMQFETTMLittleFETTMQSTMMicroFETTMQT OptMicroPakTMQuiet SMICROWIRETMSILENT

OPTOLOGIC[™] OPTOPLANAR[™] PACMAN[™] POP[™] Power247[™] PowerTrench[®] QFET[™] QS[™] QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER[®] SMART STARTTMVCXTMSTAR*POWERTMStealthTMSuperSOTTM-3SuperSOTTM-6SuperSOTTM-6SyncFETTMSyncFETTMTinyLogicTMTruTranslationTMUHCTMUltraFET®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. H4