

FDS6982

Dual N-Channel, Notebook Power Supply MOSFET

General Description

This part is designed to replace two single SO-8 MOSFETs in synchronous DC:DC power supplies that provide the various peripheral voltage rails required in notebook computers and other battery powered electronic devices. FDS6982 contains two unique 30V, N-channel, logic level, PowerTrench® MOSFETs designed to maximize power conversion efficiency.


The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized for low conduction losses (less than $20m\Omega$ at V $_{GS}=4.5 V).$


Applications

- Battery powered synchronous DC:DC converters.
- Embedded DC:DC conversion.

Features

- Q2: 8.6A, 30V. $R_{DS(on)} = 0.015 \ \Omega \ @ \ V_{GS} = 10V$ $R_{DS(on)} = 0.020 \ \Omega \ @ \ V_{GS} = 4.5V$
- Q1: 6.3A, 30V. $\begin{aligned} R_{DS(on)} &= 0.028 \; \Omega \; @ \; V_{GS} = 10V \\ R_{DS(on)} &= 0.035 \; \Omega \; @ \; V_{GS} = 4.5V \end{aligned}$
- Fast switching speed.
- \bullet High performance trench technology for extremely low $R_{\mbox{\tiny DS(ON)}}.$





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V _{DSS}	Drain-Source Voltage		30	30	V
V _{GSS}	Gate-Source Voltage		<u>+</u> 20	±20	V
I _D	Drain Current - Continuous	(Note 1a)	8.6	6.3	А
	- Pulsed		30	20	
P _D	Power Dissipation for Dual Operation		2	W	
	Power Dissipation for Single Operation	(Note 1a)	1.0	6	
	(Note 1b)		1		
		(Note 1c)	0.0	9	
T _J , T _{stg}	Operating and Storage Junction Temperature Range		-55 to	+150	∘C

Thermal Characteristics

$R_{\theta^{JA}}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta^{JC}}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity	
FDS6982	FDS6982	13"	12mm	2500 units	

©1999 Fairchild Semiconductor Corporation FDS6982, Rev. D1

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Q2 Q1	30 30			V
<u>ΔBV_{DSS}</u> ΔΤ _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$	Q2 Q1		27 26		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	All			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	All			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA
$\Delta V_{GS(th)}$	Gate Threshold Voltage	I _D = 250 μA. Referenced to 25°C	Q1 Q2	1	1.6 -5	3	mV/°
On Chai	racteristics (Note 2) Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	Q2	1	2.2	3	l v
$\Delta V_{GS(th)}$ $\Delta T_{.1}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	Q2 Q1		-5 -4		mV/°
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 8.6 A V _{GS} = 10 V, I _D = 8.6 A, T _J = 125°C V _{GS} = 4.5 V, I _D = 7.5 A	Q2		0.012 0.018 0.016	0.015 0.024 0.020	Ω
		$V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 5.6 \text{ A}$	Q1		0.021 0.038 0.028	0.028 0.047 0.035	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			Α
g FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 8.6 \text{ A}$ $V_{DS} = 5 \text{ V}, I_D = 6.3 \text{ A}$	Q2 Q1		50 40		S
Dvnami	c Characteristics						
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q2 Q1		2085 760		pF
C _{oss}	Output Capacitance		Q2 Q1		420 160		pF
			1 (2)		100		

Electri	Electrical Characteristics (continued) T _A = 25°C unless otherwise noted							
Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units	
Switchir	ng Characteristics (Note	2)						
$t_{\text{d(on)}} \\$	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	Q2 Q1		15 10	27 18	ns	
t _r	Turn-On Rise Time	1	Q2 Q1		11 14	20 25	ns	
t _{d(off)}	Turn-Off Delay Time		Q2 Q1		36 21	58 34	ns	
t _f	Turn-Off Fall Time	-	Q2 Q1		18 7	29 14	ns	
Q_g	Total Gate Charge	Q2 V _{DS} = 15 V, I _D = 8.6 A, V _{GS} = 5 V	Q2 Q1		18.5 8.5	26 12	nC	
Q _{gs}	Gate-Source Charge]	Q2		7.3		nC	


Drain-Source Diode Characteristics and Maximum Ratings

Diani O	in obaio biodo onaracionotico ana maximam ratingo						
Is	Maximum Continuous Drain-Source Diode Forward Current		Q2			1.3	Α
			Q1			1.3	<u> </u>
V_{SD}	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A} \text{ (Note 2)}$	Q2		0.72	1.2	V
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A} \text{ (Note 2)}$	Q1		0.74	1.2	1


Notes:

 Q_{gd}

 R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design. Thermal rating based on independent single device opperation.



Gate-Drain Charge



Q1 Q2

Q1

c) 135° C/W when mounted on a minimum pad.

6.2

3.1

nC

Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width $\leq\!300~\mu\text{s},$ Duty Cycle $\leq\!2.0\%$

Typical Characteristics: Q2




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDS6982, Rev. D1

Typical Characteristics: Q2 (continued)




Figure 7. Gate-Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: Q1




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDS6982, Rev. D1

Typical Characteristics: Q1 (continued)




Figure 17. Gate-Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.

Typical Characteristics: Q1 & Q2 (continued)




Figure 21. Transient Thermal Response Curve.

FDS6982, Rev. D1

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ SuperSOT™-8 HiSeC™ DOME™ PowerTrench® SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™ $\mathsf{FACT}^{\mathsf{TM}}$ MicroPak™ UHC™ Quiet Series™ UltraFET® FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4