


# NDS8858H Complementary MOSFET Half Bridge


### **General Description**

These Complementary MOSFET half bridge devices are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage half bridge applications or CMOS applications when both gates are connected together.

### **Features**

- $$\begin{split} & \text{N-Channel 6.3A, 30V, R}_{\text{DS(ON)}} = 0.035\Omega \text{ @ V}_{\text{GS}} = 10\text{V.} \\ & \text{P-Channel -4.8A, -30V, R}_{\text{DS(ON)}} = 0.065\Omega \text{ @ V}_{\text{GS}} = -10\text{V.} \end{split}$$
- High density cell design or extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Matched pair for equal input capacitance and power capability





Symbol	Parameter		N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	-30	V
$V_{GSS}$	Gate-Source Voltage		20	-20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a &2)	6.3	-4.8	А
	- Pulsed		20	20	
$P_{D}$	Maximum Power Dissipation	(Note 1a)	2.5		W
	(Single Device)	(Note 1b)	1.2		
		(Note 1c)	,	1	
T <sub>J</sub> ,T <sub>STG</sub>	Operating and Storage Temperatu	re Range	-55 to	°C	
THERMA	AL CHARACTERISTICS				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Single Device) (Note 1a)		5	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-( (Single Device)	Case (Note 1a)	2	5	°C/W

© 1997 Fairchild Semiconductor Corporation


Symbol	Parameter	Conditions		Type	Min	Тур	Max	Units
OFF CHA	RACTERISTICS	<u>.</u>				•		
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		N-Ch	30			V
		$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		P-Ch	-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V		N-Ch			1	μΑ
			T <sub>J</sub> = 55°C				10	μΑ
		$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$		P-Ch			-1	μΑ
			T <sub>J</sub> = 55°C				-10	μΑ
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$		All			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V		All			-100	nA
ON CHAR	RACTERISTICS (Note 3)							-
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		N-Ch	1	1.6	2.8	V
			T <sub>J</sub> = 125°C		0.7	1.2	2.2	
		$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		P-Ch	-1	-1.6	-2.8	
			T <sub>J</sub> = 125°C		-0.7	-1.2	-2.2	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 4.8 \text{ A}$		N-Ch		0.033	0.035	Ω
			T <sub>J</sub> = 125°C			0.046	0.063	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 3.7 \text{ A}$				0.046	0.05	
		$V_{GS} = -10 \text{ V}, I_D = -4.8 \text{ A}$		P-Ch		0.052	0.065	
			T <sub>J</sub> = 125°C			0.075	0.13	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -3.7 \text{ A}$				0.085	0.1	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		N-Ch	20			Α
		$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		P-Ch	-20			
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 4.8 \text{ A}$		N-Ch		10		S
		$V_{DS} = -10 \text{ V}, I_{D} = -4.8 \text{ A}$		P-Ch		7		
DYNAMIC	CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	N-Channel		N-Ch		720		pF
		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		P-Ch		690		
C <sub>oss</sub>	Output Capacitance			N-Ch		370		pF
		P-Channel $V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$		P-Ch		430		
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0  MHz		N-Ch		250		pF
				P-Ch		160		


Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
SWITCHII	NG CHARACTERISTICS (Note 2)	•	•				•
t <sub>D(on)</sub>	Turn - On Delay Time	N-Channel $V_{DD} = 10 \text{ V}, I_{D} = 1 \text{ A},$	N-Ch		12	20	ns
			P-Ch		9	20	
t, Turn - C	Turn - On Rise Time	$V_{\rm GEN}$ = 10 V, $R_{\rm GEN}$ = 6 $\Omega$	N-Ch		13	30	ns
		P-Channel	P-Ch		20	25	
$t_{D(off)}$	Turn - Off Delay Time	$V_{DD} = -10 \text{ V}, \ I_{D} = -1 \text{ A}, \ V_{GFN} = -10 \text{ V}, \ R_{GFN} = 6 \Omega$	N-Ch		29	50	ns
		V <sub>GEN</sub> = -10 V, N <sub>GEN</sub> = 0.22	P-Ch		40	50	
t,	Turn - Off Fall Time		N-Ch		10	20	ns
			P-Ch		19	40	
$Q_g$	Total Gate Charge  Gate-Source Charge	N-Channel $V_{DS} = 10 \text{ V}, \\ I_D = 4.8 \text{ A}, V_{GS} = 10 \text{ V}$	N-Ch		19	30	nC
			P-Ch		21	30	
$Q_{qs}$		J <sub>D</sub> = 4.0 A, V <sub>GS</sub> = 10 V	N-Ch		2.1		nC
		P-Channel - V <sub>DS</sub> = -10 V,	P-Ch		3.2		
$Q_{gd}$	Gate-Drain Charge	$I_{DS} = -10 \text{ V},$ $I_{D} = -4.8 \text{ A}, V_{GS} = -10 \text{ V}$	N-Ch		5.2		nC
			P-Ch		5.2		
DRAIN-S	DURCE DIODE CHARACTERISTICS AN	ND MAXIMUM RATINGS					
Is	Maximum Continuous Drain-Source Diode Forward Current		N-Ch			2	Α
			P-Ch			-2	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.0 A (Note 2)	N-Ch		0.9	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -2.0 A (Note 2)	P-Ch		-0.85	-1.2	
t <sub>m</sub>	Reverse Recovery Time	N-Channel $V_{GS} = 0 \text{ V}, I_F = 2.0 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$	N-Ch			100	ns
		P-Channel $V_{GS} = 0 \text{ V}, I_F = -2.0 \text{ A}, dI_F/dt = 100 \text{ A/µs}$	P-Ch			100	


1. R<sub>g,M</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>g,C</sub> is guaranteed by design while  $\mathbf{R}_{_{\boldsymbol{\theta}^{CA}}}$  is determined by the user's board design.

$$P_D(t) = \frac{T_D - T_A}{R_{\mathrm{BJ}} A^{\dagger}} = \frac{T_D - T_A}{R_{\mathrm{BJ}} d^* R_{\mathrm{BC}} A^{\dagger}} = I_D^2(t) \times R_{\mathrm{DS}} \text{ (ov )} @_{T_J}$$
Typical  $R_{\mathrm{BM}}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz copper.
- c. 125°C/W when mounted on a 0.006 in² pad of 2oz copper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

## **Typical Electrical Characteristics**




Figure 1. N-Channel On-Region Characteristics.




Figure 2. P-Channel On-Region Characteristics.




Figure 3. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 4. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 5. N-Channel On-Resistance Variation with Temperature.




Figure 6. P-Channel On-Resistance Variation with Temperature.

## **Typical Electrical Characteristics**




Figure 7. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 8. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 9. N-Channel Transfer Characteristics.




Figure 10. P-Channel Transfer Characteristics.




Figure 11. N-Channel Gate Threshold Variation with Temperature.




Figure 12. P-Channel Gate Threshold Variation with Temperature.

## **Typical Electrical Characteristics**




Figure 13. N-Channel Breakdown Voltage Variation with Temperature.




Figure 14. P-Channel Breakdown Voltage Variation with Temperature.




Figure 15. N-Channel Capacitance Characteristics.




Figure 16. P-Channel Capacitance Characteristics.




Figure 17. N-Channel Gate Charge Characteristics.




Figure 18. P-Channel Gate Charge Characteristics.

## **Typical Electrical and Thermal Characteristics**




Figure 19. N-Channel Transconductance Variation with Drain Current and Temperature.




Figure 20. P-Channel Transconductance Variation with Drain Current and Temperature.




Figure 21. N-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 22. P-Channel Body Diode Forward Voltage Variation with Current and Temperature.





Figure 23. SO-8 Single Device DC Power Dissipation versus Copper Mounting Pad Area.

## **Typical Thermal Characteristics**







Figure 24. N-Ch Maximum Steady-State Drain Current versus Copper Mounting Pad Area.

Figure 25. P-Ch Maximum Steady-State Drain Current versus Copper Mounting Pad Area.






Figure 26. N-Ch Maximum Safe Operating Area.

Figure 27. P-Ch Maximum Safe Operating Area.




Figure 28. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

E<sup>2</sup>CMOS<sup>TM</sup> PowerTrench<sup>TM</sup>

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} {\sf FAST}^{\circledcirc} & {\sf Quiet\,Series^{\sf TM}} \\ {\sf FASTr^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}3} \\ {\sf GTO^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}6} \\ {\sf HiSeC^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}8} \\ \end{array}$ 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.