

# Dual 60V P-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**


This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V - 20V).


# Applications

- Power management
- Load switch
- Battery protection

## Features

- Low gate charge (9nC typical)
- Fast switching speed
- High performance trench technology for extremely
  low R<sub>DS(ON)</sub>
- High power and current handling capability





# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol		Parameter			Ratings	Units
V <sub>DSS</sub>	Drain-Sourc	e Voltage			-60	V
V <sub>GSS</sub>	Gate-Sourc	e Voltage			±20	V
I <sub>D</sub>	Drain Curre	nt – Continuous	(Not	e 1a)	-2.3	A
		– Pulsed			-10	
P <sub>D</sub>	Power Dissipation for Dual Operation				2	W
	Power Diss	ipation for Single Operation	ON (Not	te 1a)	1.6	
			(Not	ie 1b)	1.0	
			(Not	te 1c)	0.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating a	nd Storage Junction Terr	nperature Ra	inge	-55 to +175	°C
Therma	I Charac	teristics				
$R_{\theta JA}$	Thermal Re	sistance, Junction-to-Am	bient (Not	e 1a)	78	°C/W
			(Note	e 1c)	135	°C/W
R <sub>eJC</sub>	Thermal Re	Thermal Resistance, Junction-to-Case		ə 1)	40	°C/W
Packaq	e Markin	g and Ordering	Informa	tion		·
		Reel Size		Tape width	Quantity	
NDS	9948	NDS9948 NDS9948			12mm	2500 units

©2010 Fairchild Semiconductor Corporation

NDS9948 Rev B1(W)

January 2010

Parameter	Test Conditions	Min	Тур	Max	Units
burce Avalanche Ratings (Not	e 2)				
Drain-Source Avalanche Energy				15	mJ
Drain-Source Avalanche Current				-10	A
acteristics	•		1		
	$V_{GS} = 0 V$ , $I_D = -250 \mu A$	-60			V
Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-52		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = -40 V$ , $V_{GS} = 0 V$ $V_{DS} = -40 V$ , $V_{GS} = 0 V T_J = -55^{\circ}C$			-2 -25	μΑ
Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V} \qquad V_{DS} = 0 \text{ V}$			-100	nA
acteristics (Note 2)					
1	$V_{DS} = V_{GS}$ . $I_D = -250 \text{ uA}$	-1	-1.5	-3	V
Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		4		mV/°C
Static Drain–Source On–Resistance	$V_{GS} = -10 V$ , $I_D = -2.3 A$ $V_{GS} = -4.5 V$ , $I_D = -1.6 A$ $V_{GS} = -10 V$ , $I_D = -2.3A$ , $T_1 = 125^{\circ}C$		138 175 225	250 500 433	mΩ
On-State Drain Current	$V_{GS} = -10 \text{ V},  V_{DS} = -5 \text{ V}$	-10			Α
Forward Transconductance	$V_{DS} = -10 V$ , $I_{D} = -2.3 A$		5		S
Characteristics					
	$V_{22} = -30 V$ $V_{22} = 0 V$		394		pF
					pF
			23		pF
	1/1 - 20/1 - 10		6	12	ns
,			-		ns
			-	-	ns
	-				ns
				-	nC
Gate-Source Charge	$V_{DS} = -30 V$ , $T_D = -2.3 A$ , $V_{GS} = -10 V$		1.4	15	nC
Gate-Drain Charge			1.7		nC
	Drain-Source Avalanche Energy Drain-Source Avalanche Current acteristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage, Forward Gate-Body Leakage, Reverse acteristics (Note 2) Gate Threshold Voltage Gate Threshold Voltage Temperature Coefficient Static Drain-Source On-Resistance On-State Drain Current Forward Transconductance Characteristics Input Capacitance Output Capacitance Qutput Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn-On Delay Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	Or an -Source Avalanche CurrentacteristicsDrain-Source Breakdown Voltage $V_{GS} = 0 V$ , $I_D = -250 \mu A$ Breakdown Voltage Temperature Coefficient $I_D = -250 \mu A$ , Referenced to25°CZero Gate Voltage Drain Current $V_{DS} = -40 V$ , $V_{GS} = 0 V$ $V_{DS} = -40 V$ , $V_{GS} = 0 V$ , $V_{DS} = 0 V$ Gate-Body Leakage, Forward $V_{GS} = -20 V$ , $V_{DS} = 0 V$ Gate-Body Leakage, Reverse $V_{GS} = -20 V$ , $V_{DS} = 0 V$ Gate Threshold Voltage $V_{DS} = -250 \mu A$ , Referenced to25°CGate Threshold Voltage $I_D = -250 \mu A$ , Referenced to25°CGate Threshold Voltage $V_{GS} = -10 V$ , $I_D = -2.3 A$ On-Resistance $V_{GS} = -10 V$ , $I_D = -2.3 A$ , $V_{GS} = -10 V$ , $I_D = -2.3 A$ On-State Drain Current $V_{GS} = -10 V$ , $I_D = -2.3 A$ Forward Transconductance $V_{DS} = -30 V$ , $V_{GS} = 0 V$ ,Output Capacitance $V_{DS} = -30 V$ , $V_{GS} = 0 V$ ,Input Capacitance $V_{DD} = -30 V$ , $I_D = -1 A$ , <b>g Characteristics</b> $V_{DD} = -30 V$ , $I_D = -1 A$ ,Turn-On Delay Time $V_{DS} = -30 V$ , $I_D = -1 A$ ,Turm-Off Delay Time $V_{DS} = -30 V$ , $I_D = -2.3 A$	Drain-Source Avalanche Energy Drain-Source Avalanche CurrentSingle Pulse, $V_{DD}$ =-54 VacteristicsDrain-Source Breakdown Voltage $V_{GS} = 0$ V, $I_D = -250 \mu$ A-60Breakdown Voltage Temperature Coefficient $I_D = -250 \mu$ A, Referenced to25°C-60Zero Gate Voltage Drain Current $V_{DS} = -40$ V, $V_{GS} = 0$ V $V_{DS} = -40$ V, $V_{GS} = 0$ V $V_{DS} = 0$ V-60Gate-Body Leakage, Forward $V_{GS} = 20$ V, $V_{DS} = 0$ V-60Gate-Body Leakage, Reverse $V_{GS} = -20$ V, $V_{DS} = 0$ V-60Gate Threshold Voltage $V_{DS} = -250 \mu$ A, Referenced to25°C-10Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to25°C-1Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to25°C-10Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to25°C-10Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to25°C-10Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to25°C-10Gon-Resistance $V_{GS} = -10$ V, $I_D = -2.3$ A-10On-State Drain Current $V_{GS} = -10$ V, $I_D = -2.3$ A, $I_D = -2.3$ A-10Forward Transconductance $V_{DS} = -30$ V, $V_{GS} = 0$ V,-10Forward Transconductance $V_{DS} = -30$ V, $I_D = -1$ A,-10Qutput Capacitance $V_{DS} = -30$ V, $I_D = -1$ A,-10Turm-On Delay Time $V_{DS} = -30$ V, $I_D = -2.3$ A,-10Turm-On Rise Time $V_{DS} = -30$ V, $I_D = -2.3$ A,-10Turm-Off Fall Time $V_{DS} = -30$ V, $I_D = -2.3$ A,-10 <td><math display="block">\begin{array}{ c c c c c } \hline Drain-Source Avalanche Energy Single Pulse, V_{DD}=-54 V \\ \hline Drain-Source Avalanche Current \\ \hline \hline Drain-Source Avalanche Current \\ \hline \hline Drain-Source Breakdown Voltage V_{GS} = 0 V, I_D = -250 \mu A -60 \\ \hline \hline Breakdown Voltage Temperature I_D = -250 \mu A, Referenced to25°C -52 \\ \hline \hline Coefficient \\ \hline Zero Gate Voltage Drain Current V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -250 \mu A, Referenced to25°C \\ \hline \hline Gate-Body Leakage, Forward V_{GS} = 20 V, V_{DS} = 0 V \\ \hline Gate-Body Leakage, Reverse V_{GS} = -20 V V_{DS} = 0 V \\ \hline \hline Gate Threshold Voltage V_{DS} = V_{GS}, I_D = -250 \mu A -1 -1.5 \\ \hline Gate Threshold Voltage T_D = -250 \mu A, Referenced to25°C \\ \hline \hline \ Gate Threshold Voltage T_D = -2.50 \mu A, Referenced to25°C \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</math></td> <td><math display="block">\begin{array}{ c c c c c c } \hline Drain-Source Avalanche Energy Single Pulse, V_{DD}=-54 V &amp; 15 \\ \hline Drain-Source Avalanche Current &amp; -10 \\ \hline acteristics &amp; -10 \\ \hline acteristics &amp; -10 \\ \hline acteristics &amp; I_{D} = -250 \ \mu A &amp; -60 &amp; I_{D} = -250 \ \mu A &amp; -60 &amp; I_{D} = -250 \ \mu A &amp; -60 &amp; I_{D} = -250 \ \mu A &amp; -60 &amp; -52 \\ \hline Drain-Source Breakdown Voltage Temperature &amp; I_{D} = -250 \ \mu A &amp; Referenced to 25^{\circ}C &amp; -52 &amp; -25 \\ \hline Coefficient &amp; V_{DS} = -40 \ V, \ V_{GS} = 0 \ V &amp; J_{J} = -55^{\circ}C &amp; -25 \\ \hline Gate-Body Leakage, Forward &amp; V_{GS} = 20 \ V &amp; V_{DS} = 0 \ V &amp; 100 \\ \hline Gate-Body Leakage, Reverse &amp; V_{GS} = -20 \ V &amp; V_{DS} = 0 \ V &amp; -100 \\ \hline acteristics &amp; (Note 2) \\ \hline Gate Threshold Voltage &amp; V_{DS} = V_{GS}, \ I_{D} = -250 \ \mu A &amp; -1 &amp; -1.5 &amp; -3 \\ \hline Gate Threshold Voltage &amp; I_{D} = -250 \ \mu A, Referenced to 25^{\circ}C &amp; 4 \\ \hline Temperature Coefficient &amp; I_{D} = -250 \ \mu A, Referenced to 25^{\circ}C &amp; 4 \\ \hline Static Drain-Source &amp; V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A &amp; 138 \\ On-Resistance &amp; V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A &amp; 175 \\ On-State Drain Current &amp; V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A &amp; 5 \\ \hline Characteristics &amp; Input Capacitance &amp; V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ Output Capacitance &amp; V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ \hline Output Capacitance &amp; V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ \hline Guta Characteristics &amp; (Note 2) \\ \hline Turn-On Rise Time &amp; V_{DD} = -30 \ V, \ R_{GEN} = 6 \ \Omega &amp; 9 \ 18 \\ \hline Turn-Off Delay Time &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Turn-Off Fall Time &amp; -3 \ A &amp; 5 \\ \hline Total Gate Charge &amp; V_{VS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{VS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ V, \\ \hline Total Gate Charge &amp; V_{DS} = -30 \ </math></td>	$\begin{array}{ c c c c c } \hline Drain-Source Avalanche Energy Single Pulse, V_{DD}=-54 V \\ \hline Drain-Source Avalanche Current \\ \hline \hline Drain-Source Avalanche Current \\ \hline \hline Drain-Source Breakdown Voltage V_{GS} = 0 V, I_D = -250 \mu A -60 \\ \hline \hline Breakdown Voltage Temperature I_D = -250 \mu A, Referenced to25°C -52 \\ \hline \hline Coefficient \\ \hline Zero Gate Voltage Drain Current V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -40 V, V_{GS} = 0 V \\ V_{DS} = -250 \mu A, Referenced to25°C \\ \hline \hline Gate-Body Leakage, Forward V_{GS} = 20 V, V_{DS} = 0 V \\ \hline Gate-Body Leakage, Reverse V_{GS} = -20 V V_{DS} = 0 V \\ \hline \hline Gate Threshold Voltage V_{DS} = V_{GS}, I_D = -250 \mu A -1 -1.5 \\ \hline Gate Threshold Voltage T_D = -250 \mu A, Referenced to25°C \\ \hline \hline \ Gate Threshold Voltage T_D = -2.50 \mu A, Referenced to25°C \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{ c c c c c c } \hline Drain-Source Avalanche Energy Single Pulse, V_{DD}=-54 V & 15 \\ \hline Drain-Source Avalanche Current & -10 \\ \hline acteristics & -10 \\ \hline acteristics & -10 \\ \hline acteristics & I_{D} = -250 \ \mu A & -60 & I_{D} = -250 \ \mu A & -60 & I_{D} = -250 \ \mu A & -60 & I_{D} = -250 \ \mu A & -60 & -52 \\ \hline Drain-Source Breakdown Voltage Temperature & I_{D} = -250 \ \mu A & Referenced to 25^{\circ}C & -52 & -25 \\ \hline Coefficient & V_{DS} = -40 \ V, \ V_{GS} = 0 \ V & J_{J} = -55^{\circ}C & -25 \\ \hline Gate-Body Leakage, Forward & V_{GS} = 20 \ V & V_{DS} = 0 \ V & 100 \\ \hline Gate-Body Leakage, Reverse & V_{GS} = -20 \ V & V_{DS} = 0 \ V & -100 \\ \hline acteristics & (Note 2) \\ \hline Gate Threshold Voltage & V_{DS} = V_{GS}, \ I_{D} = -250 \ \mu A & -1 & -1.5 & -3 \\ \hline Gate Threshold Voltage & I_{D} = -250 \ \mu A, Referenced to 25^{\circ}C & 4 \\ \hline Temperature Coefficient & I_{D} = -250 \ \mu A, Referenced to 25^{\circ}C & 4 \\ \hline Static Drain-Source & V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A & 138 \\ On-Resistance & V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A & 175 \\ On-State Drain Current & V_{GS} = -10 \ V, \ I_{D} = -2.3 \ A & 5 \\ \hline Characteristics & Input Capacitance & V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ Output Capacitance & V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ \hline Output Capacitance & V_{DS} = -30 \ V, \ V_{GS} = 0 \ V, \\ \hline Guta Characteristics & (Note 2) \\ \hline Turn-On Rise Time & V_{DD} = -30 \ V, \ R_{GEN} = 6 \ \Omega & 9 \ 18 \\ \hline Turn-Off Delay Time & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Turn-Off Fall Time & -3 \ A & 5 \\ \hline Total Gate Charge & V_{VS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{VS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \ I_{D} = -2.3 \ A, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \\ \hline Total Gate Charge & V_{DS} = -30 \ V, \\ \hline Total Gate Charge & V_{DS} = -30 \ $


NDS9948 Rev **B1**(W)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source	inuous Drain–Source Diode Forward Current			-1.7	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_{S} = -1.7 A(Note 2)$		-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 V$ , $I_F = -2.3A$ , $dI_F/dt = 100A/\mu s$		25		nS

Notes:

1. R<sub>6JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>6JC</sub> is guaranteed by design while R<sub>6CA</sub> is determined by the user's board design.

b)



a) 78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper



125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper


c)


135°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

NDS9948 Rev B1(W)







SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not adad to be an exhaustive list of all such trademarks

lccuPower™	FlashWriter <sup>®</sup> *	PDP SPM™	SYSTEM ®*
uto-SPM™	FPS™	Power-SPM™_	
Build it Now™	F-PFS™	PowerTrench <sup>®</sup>	The Power Franchise <sup>®</sup>
CorePLUS™	FRFET®	PowerXS™	the ®
CorePOWER™	Global Power Resource <sup>SM</sup>	Programmable Active Droop™	puwer
CROSSVOLT™	Green FPS™	QFET®	franchise
CTL™	Green FPS™ e-Series™	QS™	TinyBoost™ TinyBuok™
Current Transfer Logic™	G <i>max</i> ™	Quiet Series™	TinyBuck™ TinyCalc™
DEUXPEED®	GTO™	RapidConfigure™	TinyLogic <sup>®</sup>
Jual Cool™	IntelliMAX™		TINYOPTO™
coSPARK <sup>®</sup>	ISOPLANAR™		TinyPower™
fficentMax™	MegaBuck™	Saving our world, 1mW/W/kW at a time™	
ZSWITCH™*	MICROCOUPLER™	SignalWise™	TinyPWM™ TinyWire™
	MicroFET™	SmartMax™	TriFault Detect™
	MicroPak™	SMART START™	TRUECURRENT™*
<b>F</b> ®	MicroPak2™	SPM®	
	MillerDrive™	STEALTH™	µSerDes™
airchild®	MotionMax™	SuperFET™	$\mathcal{M}$
airchild Semiconductor®	Motion-SPM <sup>™</sup>	SuperSOT™-3	/ SerDes
ACT Quiet Series™	OptiHiT™	SuperSOT™-6	UHC®
ACT®	OPTOLOGIC <sup>®</sup>	SuperSOT™-8	Ultra FRFET™
AST®	<b>OPTOPLANAR<sup>®</sup></b>	SupreMOS™	UniFET™
astvCore™	®	SyncFET™	VCX™
ETBench™	U.	Sync-Lock™	VisualMax™ XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are 1. intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or 2. system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### **PRODUCT STATUS DEFINITIONS Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.