

# FDS4559

# 60V Complementary PowerTrench®MOSFET

## **General Description**

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

## **Applications**

- DC/DC converter
- · Power management
- · LCD backlight inverter


#### **Features**


Q1: N-Channel

4.5 A, 60 V 
$$R_{DS(on)} = 55 \text{ m}\Omega @ V_{GS} = 10V$$
 
$$R_{DS(on)} = 75 \text{ m}\Omega @ V_{GS} = 4.5V$$

Q2: P-Channel

$$-3.5$$
 A,  $-60$  V R<sub>DS(on)</sub> = 105 m $\Omega$  @ V<sub>GS</sub> =  $-10$ V R<sub>DS(on)</sub> = 135 m $\Omega$  @ V<sub>GS</sub> =  $-4.5$ V





# Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V <sub>DSS</sub>	Drain-Source Voltage		60	-60	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	4.5	-3.5	А
	- Pulsed		20	-20	
P <sub>D</sub>	Power Dissipation for Dual Operation		2	2	W
	Power Dissipation for Single Operation	(Note 1a)	1.	.6	
		(Note 1b)	1.	2	
		(Note 1c)	1	1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to	+175	°C

## **Thermal Characteristics**

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS4559	FDS4559	13"	12mm	2500 units

Symbol Parameter		Test Conditions	Type	Min	Тур	Max	Units
Drain-So	ource Avalanche Rating	QS (Note 1)					
$W_{DSS}$	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 30 \text{ V}, \qquad I_{D} = 4.5 \text{ A}$	Q1			90	mJ
$I_{AR}$	Maximum Drain-Source Avalanche Current		Q1			4.5	Α
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	Q1 Q2	60 –60			V
ΔBVpss	Voltage Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$ $I_D = 250 \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$	Q2 Q1	-60	58		mV/°C
ΔT <sub>J</sub>	Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to 25°C	Q2		-49		,
I <sub>DSS</sub>	Zero Gate Voltage Drain	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$	Q1			1	μА
I <sub>GSS</sub>	Current Gate-Body Leakage	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2 Q1			-1 +100	nA
1655	Cato Body Loanago	$V_{GS} = \underline{+}20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			±100	, \
On Cha	racteristics (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	Q1	1	2.2	3	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \mu A$ $I_D = 250 \mu A$ , Referenced to 25°C	Q2 Q1	<u>–1</u>	-1.6 -5.5	-3	mV/°0
$\Delta VGS(th)$ $\Delta T_J$	Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25°C $I_D = -250 \mu\text{A}$ , Referenced to 25°C	Q2		-3.5 4		mv/-C
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$	Q1		42	55	mΩ
	On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}, T_J = 125^{\circ}\text{C}$			72	94	
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}$	Q2		55 82	75 105	_
		$V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}, T_J = 125^{\circ}\text{C}$	QZ		130	190	
		$V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$			105	135	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q1	20			Α
g <sub>FS</sub>	Forward Transconductance	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$ $V_{DS} = 10 \text{ V}, I_{D} = 4.5 \text{ A}$	Q2 Q1	-20	14		S
<u> </u>		$V_{DS} = -5 \text{ V}, I_{D} = -3 \text{ 5 A}$	Q2		9		
Dynami	c Characteristics						
C <sub>iss</sub>	Input Capacitance	Q1	Q1		650		pF
Coss	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz	Q2 Q1		759 80		nΕ
Coss	Output Capacitance	Q2	Q1 Q2		90		pF
Crss	Reverse Transfer	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V},$	Q1		35		pF
	Capacitance	f = 1.0 MHz	Q2		39		
Switchin	g Characteristics (Note 2	)					
	Turn-On Delay Time	Q1	Q1		11	20	ns
	Town On Binn Time	$V_{DD} = 30 \text{ V}, I_D = 1 \text{ A},$	Q2		7	14	
	Turn-On Rise Time	$V_{GS} = 10V$ , $R_{GEN} = 6 \Omega$	Q1 Q2		8 10	18 20	ns
d(off)	Turn-Off Delay Time	Q2	Q1		19	35	ns
-	Turn Off Fall Times	$V_{DD} = -30 \text{ V}, I_D = -1 \text{ A},$	Q2		19	34	
,	Turn-Off Fall Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$	Q1 Q2		6 12	15 22	ns
Q <sub>g</sub>	Total Gate Charge	Q1	Q1		12.5	18	nC
,	Gate-Source Charge	$V_{DS} = 30 \text{ V}, I_{D} = 4.5 \text{ A}, V_{GS} = 10 \text{ V}$	Q2		15 2.4	21	nC
Q <sub>gs</sub>	Gale-Source Charge	Q2	Q1 Q2		2.4		110
Q <sub>gd</sub>	Gate-Drain Charge	$V_{DS} = -30 \text{ V}, I_{D} = -3.5 \text{ A}, V_{GS} = -10 \text{V}$	Q1		2.6		nC
			Q2		3.0		


#### **Electrical Characteristics** (continued) T<sub>A</sub> = 25°C unless otherwise noted

Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain-Source Diode Forward Current	Q1 Q2		1.3 -1.3	Α		
V <sub>SD</sub>		Q1 Q2	0.8 -0.8	1.2 -1.2	V		

**Test Conditions** 

Symbol

1. R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper

**Parameter** 



b) 125°C/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper



c) 135°C/W when mounted on a

Type | Min | Typ | Max | Units

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width <  $300\mu s$ , Duty Cycle < 2.0%





Figure 1. On-Region Characteristics.



1.8

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDS4559 Rev C1(W)







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDS4559 Rev C1(W)








Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.

FDS4559 Rev C1(W)

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST ® SILENT SWITCHER® UHC™ ACEx™ MICROWIRE™ SMART START™ UltraFET® FASTr™ Bottomless™ OPTOLOGIC®  $\mathsf{CoolFET^{\mathsf{TM}}}$ SPM™ **VCX**<sup>TM</sup> FRFET™ OPTOPLANAR™ GlobalOptoisolator™ STAR\*POWER™ CROSSVOLT™ PACMAN™ DenseTrench™ GTO™ РОР™ Stealth™ SuperSOT™-3 DOME™ HiSeC™ Power247™ I<sup>2</sup>CTM SuperSOT™-6 EcoSPARK™ PowerTrench ® SuperSOT™-8 E<sup>2</sup>CMOS<sup>TM</sup> ISOPLANAR™ QFET™ QS™ SyncFET™ EnSigna™ LittleFET™ TinyLogic™ FACT™ MicroFET™ QT Optoelectronics™ TruTranslation™ FACT Quiet Series™ MicroPak™ Quiet Series™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H5