Juiy 2002

FAIRCHILD

SEMICONDUCTOR®

# FGH40N6S2D

## 600V, SMPS II Series N-Channel IGBT with Anti-Parallel Stealth<sup>™</sup> Diode

### **General Description**


The FGH40N6S2D is a Low Gate Charge, Low Plateau Voltage SMPS II IGBT combining the fast switching speed of the SMPS IGBTs along with lower gate charge, plateau voltage and avalanche capability (UIS). These LGC devices shorten delay times, and reduce the power requirement of the gate drive. These devices are ideally suited for high voltage switched mode power supply applications where low conduction loss, fast switching times and UIS capability are essential. SMPS II LGC devices have been specially designed for:

- Power Factor Correction (PFC) circuits
- Full bridge topologies
- Half bridge topologies
- Push-Pull circuits
- Uninterruptible power supplies
- Zero voltage and zero current switching circuits

IGBT (co-pack) formerly Developmental Type TA49340 Diode formerly Developmental Type TA49391

### Features

- 100kHz Operation at 390V, 24A
- 200kHZ Operation at 390V, 18A
- 600V Switching SOA Capability
- Low Gate Charge  $\dots 35nC$  at V<sub>GE</sub> = 15V
- Low Plateau Voltage .....6.5V Typical
- Low Conduction Loss



## Device Maximum Ratings T<sub>C</sub>= 25°C unless otherwise noted


Symbol	Parameter	Ratings	Units
BV <sub>CES</sub>	Collector to Emitter Breakdown Voltage	600	V A A
I <sub>C25</sub>	Collector Current Continuous, T <sub>C</sub> = 25°C	75 35	
I <sub>C110</sub>	Collector Current Continuous, T <sub>C</sub> = 110°C		
I <sub>CM</sub>	Collector Current Pulsed (Note 1)	180	А
V <sub>GES</sub>	Gate to Emitter Voltage Continuous	±20	V
V <sub>GEM</sub>	Gate to Emitter Voltage Pulsed	±30	V
SSOA	Switching Safe Operating Area at T <sub>J</sub> = 150°C, Figure 2	100A at 600V	
E <sub>AS</sub>	Pulsed Avalanche Energy, I <sub>CE</sub> = 30A, L = 1mH, V <sub>DD</sub> = 50V	260	mJ
PD	Power Dissipation Total $T_C = 25^{\circ}C$	290	W
	Power Dissipation Derating T <sub>C</sub> > 25°C	2.33	W/°C
ТJ	Operating Junction Temperature Range	-55 to 150	°C
T <sub>STG</sub>	Storage Junction Temperature Range	-55 to 150	°C
operation of IOTE:	reses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the devi f the device at these or any other conditions above those indicated in the operational sections of ti imited by maximum junction temperature.		


©2002 Fairchild Semiconductor Corporation


FGH40N6S2D         aracteristics         Parameter         eteristics         o Emitter Breakdown Voltage         o Emitter Leakage Current         mitter Leakage Current         eteristics         o Emitter Saturation Voltage         ward Voltage         eteristics         rge         mitter Threshold Voltage         mitter Plateau Voltage         sOA	Test C           e $I_C = 250\mu A$ , $V_G$ $V_{CE} = 600V$ $V_{GE} = \pm 20V$ $I_C = 20A$ , $V_{GE} = 15V$ $I_{EC} = 20A$ $V_{CE} = 300V$ $I_C = 250\mu A$ , $V_CE$ $I_C = 20A$ , $V_{CE} = 300V$	the noted onditions $E = 0$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	Min 600 - - - - - - - - - 3.5	Typ - - - - - - - - - - - - - - - - - - -	- 250 2.0 ±250 2.7 2.7 2.0 2.6 42 55	Units Units V μA mA nA V V V V V
Parameter  teristics o Emitter Breakdown Voltage o Emitter Leakage Current mitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage teteristics	Test C           e $I_C = 250\mu A$ , $V_G$ $V_{CE} = 600V$ $V_{GE} = \pm 20V$ $I_C = 20A$ , $V_{GE} = 15V$ $I_{EC} = 20A$ $V_{CE} = 300V$ $I_C = 250\mu A$ , $V_CE$ $I_C = 20A$ , $V_{CE} = 300V$	onditions $E = 0$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	600 - - - - - - - - - - - - -	- - - - 1.9 1.7 2.2 35 45 4.3	- 250 2.0 ±250 2.7 2.0 2.6 42	V µA mA nA V V V V
eteristics o Emitter Breakdown Voltage o Emitter Leakage Current mitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage eteristics rge mitter Threshold Voltage mitter Plateau Voltage	$   I_{C} = 250 \mu A, V_{C}   V_{CE} = 600V   V_{CE} = 600V   V_{GE} = \pm 20V   V_{GE} = \pm 20V   V_{GE} = 15V   I_{C} = 20A, V_{CE} = 300V   I_{C} = 250 \mu A, V_{C}   I_{C} = 250 \mu A, V_{C} = 300V   I_{C} = 20A, V_{C} = 300V   I_{C} = 300$	$E = 0$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	600 - - - - - - - - - - - - -	- - - - 1.9 1.7 2.2 35 45 4.3	- 250 2.0 ±250 2.7 2.0 2.6 42	V µA mA nA V V V V V
o Emitter Breakdown Voltage o Emitter Leakage Current mitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$V_{CE} = 600V$ $V_{GE} = \pm 20V$ $I_{C} = 20A,$ $V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE} = 1000$	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - - - - - - - - -	- - - - 1.9 1.7 2.2 35 45 4.3	250 2.0 ±250 2.7 2.0 2.6 42	μA mA nA V V V
o Emitter Leakage Current mitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$V_{CE} = 600V$ $V_{GE} = \pm 20V$ $I_{C} = 20A,$ $V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE} = 1000$	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - - - - - - - - -	- - 1.9 1.7 2.2 35 45 4.3	250 2.0 ±250 2.7 2.0 2.6 42	μA mA nA V V V
o Emitter Leakage Current mitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$V_{CE} = 600V$ $V_{GE} = \pm 20V$ $I_{C} = 20A,$ $V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE} = 1000$	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - - - - - -	- - 1.9 1.7 2.2 35 45 4.3	2.0 ±250 2.7 2.0 2.6 42	mA nA V V V
nitter Leakage Current teristics o Emitter Saturation Voltage ward Voltage teristics rge nitter Threshold Voltage nitter Plateau Voltage	$V_{GE} = \pm 20V$ $I_{C} = 20A,$ $V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE} = 1000$	$T_{J} = 125^{\circ}C$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - - - - - -	- 1.9 1.7 2.2 35 45 4.3	2.0 ±250 2.7 2.0 2.6 42	mA nA V V V
teristics o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$I_{C} = 20A, V_{GE} = 15V I_{EC} = 20A I_{C} = 20A, V_{CE} = 300V I_{C} = 250\mu A, V_{CE} = 1000 I_{C} = 200, V_{CE} = 1000 I_{C} = 2000 I_{C} = 20$	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - -	1.9 1.7 2.2 35 45 4.3	±250 2.7 2.0 2.6 42	nA V V V
o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$I_{C} = 20A, V_{GE} = 15V I_{EC} = 20A I_{C} = 20A, V_{CE} = 300V I_{C} = 250\mu A, V_{CE} = 1000 I_{C} = 200, V_{CE} = 1000 I_{C} = 2000 I_{C} = 20$	$T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - 3.5	1.7 2.2 35 45 4.3	2.0 2.6 42	V V nC
o Emitter Saturation Voltage ward Voltage teristics rge mitter Threshold Voltage mitter Plateau Voltage	$V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE}$	$T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - - 3.5	1.7 2.2 35 45 4.3	2.0 2.6 42	V V nC
ward Voltage eteristics rge mitter Threshold Voltage mitter Plateau Voltage	$V_{GE} = 15V$ $I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE}$	$T_{J} = 125^{\circ}C$ $V_{GE} = 15V$ $V_{GE} = 20V$ $E = V_{GE}$	- - - 3.5	1.7 2.2 35 45 4.3	2.0 2.6 42	V V nC
rteristics rge mitter Threshold Voltage mitter Plateau Voltage	$I_{EC} = 20A$ $I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE}$	$\frac{V_{GE} = 15V}{V_{GE} = 20V}$ = V_{GE}	- - 3.5	2.2 35 45 4.3	2.6 42	V nC
rteristics rge mitter Threshold Voltage mitter Plateau Voltage	$I_{C} = 20A,$ $V_{CE} = 300V$ $I_{C} = 250\mu A, V_{CE}$ $I_{C} = 20A, V_{CE}$	$V_{GE} = 20V$ = $V_{GE}$	- 3.5	35 45 4.3	42	nC
rge mitter Threshold Voltage nitter Plateau Voltage Icteristics	$V_{CE} = 300V$ $I_C = 250\mu A, V_C$ $I_C = 20A, V_{CE}$	$V_{GE} = 20V$ = $V_{GE}$	- 3.5	45 4.3		-
nitter Threshold Voltage nitter Plateau Voltage ncteristics	$V_{CE} = 300V$ $I_C = 250\mu A, V_C$ $I_C = 20A, V_{CE}$	$V_{GE} = 20V$ = $V_{GE}$	- 3.5	45 4.3		-
nitter Plateau Voltage	$I_{C} = 250\mu A, V_{C}$ $I_{C} = 20A, V_{CE} =$	E = V <sub>GE</sub>	3.5	4.3	55	
nitter Plateau Voltage	I <sub>C</sub> = 20A, V <sub>CE</sub> :		3.5		1	nC
cteristics	I <sub>C</sub> = 20A, V <sub>CE</sub> :		_		5.0	V
			-	6.5	8.0	V
		<sub>E</sub> = 15V, R <sub>G</sub> = 3Ω	100	-	-	A
	$L = 100 \mu H, V_C$					
Irn-On Delay Time		e at T <sub>J</sub> = 25°C,	-	8.0	-	ns
se Time	I <sub>CE</sub> = 20A, V <sub>CE</sub> = 390V,		-	10	-	ns
Irn-Off Delay Time	$V_{GE} = 350 V_{,}$		-	35	-	ns
	$R_{G} = 3\Omega$		-		-	ns
	L = 200µH		-		-	μJ
	Test Circuit - F	gure 26	-	200	-	μJ
			-	195	260	μJ
		e at T <sub>J</sub> = 125°C	-	14	-	ns
			-	18	-	ns
,			-	68	85	ns
	$R_{\rm G} = 3\Omega$		-	85	105	ns
	L = 200µH		-	115	-	μJ
<b>3</b> , ( )	Test Circuit - F	gure 26	-	380	450	μJ
			-	375	600	μJ
erse Recovery Time			-	30	35	ns
	$I_{EC} = 20A, dI_{EC}$	/dt = 200A/μs	-	39	48	ns
teristics						
Resistance Junction-Case	IGBT		-	-	0.43	°C/W
	Diode		-	-	1.25	°C/W
	all Time Energy (Note 2) Energy (Note 2) Energy (Note 3) Jurn-On Delay Time ise Time Jurn-Off Delay Time all Time Energy (Note 2) Energy (Note 2) Energy (Note 3) Verse Recovery Time Eteristics Resistance Junction-Case	all Time $R_G = 3\Omega$ inergy (Note 2)       L = 200µH         inergy (Note 2)       Test Circuit - Fi         inergy (Note 3)       IGBT and Diod         ise Time       I <sub>CE</sub> = 20A,         yrn-Off Delay Time       V <sub>CE</sub> = 390V,         v <sub>CE</sub> = 15V,       R <sub>G</sub> = 3Ω         all Time       R <sub>G</sub> = 3Ω         inergy (Note 2)       L = 200µH         inergy (Note 2)       Test Circuit - Fi         inergy (Note 3)       rest Circuit - Fi         inergy (Note 3)       I <sub>EC</sub> = 1A, dI <sub>EC</sub> /         ice = 20A, dI <sub>EC</sub> IGBT         besistance Junction-Case       IGBT         Diode       Diode	all Time $R_G = 3\Omega$ inergy (Note 2)       L = 200µH         inergy (Note 3)       Test Circuit - Figure 26         inergy (Note 3)       IGBT and Diode at $T_J = 125^{\circ}C$ ise Time $I_{CE} = 20A$ , $V_{CE} = 390V$ , $V_{CE} = 300V$ , $V_{CE} = 390V$ , $V_{GE} = 15V$ , $R_G = 3\Omega$ inergy (Note 2)       Test Circuit - Figure 26         inergy (Note 3)       IEC = 1A, dI_{EC}/dt = 200A/µs         inerge (Note 3)       IEC = 20A, dI_{EC}/dt = 200A/µs         teristics       IGBT         Resistance Junction-Case       IGBT         Diode       Diode	all Time $R_G = 3\Omega$ -         inergy (Note 2)       L = 200µH       -         inergy (Note 2)       Test Circuit - Figure 26       -         inergy (Note 3)       IGBT and Diode at $T_J = 125^{\circ}C$ -         ise Time       IGE = 20A,       -         urn-On Delay Time       IGBT and Diode at $T_J = 125^{\circ}C$ -         ise Time       ICE = 20A,       -         urn-Off Delay Time       VCE = 390V,       -         all Time       R_G = 3\Omega       -         inergy (Note 2)       L = 200µH       -         inergy (Note 2)       Test Circuit - Figure 26       -         inergy (Note 3)       -       -         verse Recovery Time       IEC = 1A, dIEC/dt = 200A/µs       -         IEC = 20A, dIEC/dt = 200A/µs       -       -         teristics       -       -       -         Resistance Junction-Case       IGBT       -       -         Diode       -       -       -       -	all Time $R_G = 3\Omega$ L = 200µH-55inergy (Note 2)Test Circuit - Figure 26-115inergy (Note 3)Test Circuit - Figure 26-200inergy (Note 3)IGBT and Diode at $T_J = 125^{\circ}C$ -14ise TimeICE = 20A,-18urn-Off Delay TimeICE = 390V,-68all TimeVCE = 390V,-68all TimeR_G = 3\Omega L = 200µH-85inergy (Note 2)L = 200µH-115inergy (Note 2)Test Circuit - Figure 26-380inergy (Note 3)IEC = 1A, dIEC/dt = 200A/µs-375verse Recovery TimeIEC = 1A, dIEC/dt = 200A/µs-39teristicsResistance Junction-CaseIGBTDiode	all Time $R_G = 3\Omega$ -       55       -         inergy (Note 2)       L = 200 $\mu$ H       -       115       -         inergy (Note 2)       Test Circuit - Figure 26       -       200       -         inergy (Note 3)       -       195       260         urn-On Delay Time       IGBT and Diode at T <sub>J</sub> = 125°C       -       14       -         ise Time       ICE = 20A,       -       18       -         urn-Off Delay Time       IGBT and Diode at T <sub>J</sub> = 125°C       -       14       -         ise Time       ICE = 390V,       -       68       85         urn-Off Delay Time       V <sub>CE</sub> = 390V,       -       68       85         dil Time       R <sub>G</sub> = 3Ω       -       85       105         inergy (Note 2)       L = 200 $\mu$ H       -       115       -         inergy (Note 2)       Test Circuit - Figure 26       -       380       450         inergy (Note 3)       -       16_C = 1A, dl <sub>EC</sub> /dt = 200A/ $\mu$ s       -       30       35         I <sub>EC</sub> = 20A, dl <sub>EC</sub> /dt = 200A/ $\mu$ s       -       39       48         teristics         Resistance Junction-Case       IGBT       -       - </td


FGH40N6S2D RevA3


FGH40N6S2D











## Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gatevoltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

## **Operating Frequency Information**

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$ ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 27. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}$ .  $t_{d(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2} \text{ is defined by } f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2}).$  The allowable dissipation (P\_D) is defined by P\_D = (T\_{JM} - T\_C)/R\_{\theta JC}. The sum of device switching and conduction losses must not exceed P\_D. A 50% duty factor was used (Figure 3) and the conduction losses (P\_C) are approximated by P\_C = (V\_{CE} \times I\_{CE})/2.

 $E_{ON2}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 27.  $E_{ON2}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero ( $I_{CE} = 0$ )

 $\mathsf{ECCOSORBD^{\mathsf{TM}}}$  is a Trademark of Emerson and Cumming, Inc.

©2002 Fairchild Semiconductor Corporation

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup>  $CROSSVOLT^{TM}$ DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST ®

FASTr<sup>TM</sup> FRFET<sup>TM</sup> GlobalOptoisolator<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup>  $l^2$ C<sup>TM</sup> ISOPLANAR<sup>TM</sup> LittleFET<sup>TM</sup> MicroFET<sup>TM</sup> MicroPak<sup>TM</sup> MICROWIRE<sup>TM</sup> OPTOLOGIC<sup>®</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> SPM<sup>™</sup> Stealth<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> TruTranslation<sup>™</sup> UHC<sup>™</sup> UltraFET<sup>®</sup> VCX™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition		
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		
	Formative or In Design First Production Full Production		