

**Part Numbering Example: CPPE9 LZ A5 B6 100.0**

<b>CPPE9</b>	<b>L</b>	<b>Z</b>	<b>A5</b>	<b>B6</b>	<b>100.000</b>
<b>SERIES</b>	<b>VOLTAGE</b>	<b>ADDED FEATURES</b>	<b>OPERATING TEMP</b>	<b>STABILITY</b>	<b>FREQUENCY</b>
	Blank = 5 V L = 3.3 V	Blank = Bulk T = Tube Z = Tape/Reel	Blank = 0 – +70 °C A5 = -20 – +70 °C A7 = -40 – +85 °C	B6 = ±100 ppm BP = ±50 ppm	1.000 – 133.0 MHz


Specifications:	Min	Typ	Max	Unit
<b>Frequency Range:</b>	1.0		133.0	MHz
<b>Available Stability Options:</b>	-100 -50		100 50	ppm ppm
<b>Prog. Supply Voltage:</b>	4.75 3.135	5.0 3.3	5.25 3.465	V V
<b>Operating Temperature Range Options:</b>	0 -20 -40		70 70 85	°C °C °C
<b>Storage Temperature:</b>	-55		125	°C
<b>Aging (PPM/1st Year):</b> Ta=25C, Vdd=3.3V			±5	
<b>Clock Rise Time</b> @ 20/80 % PECL		0.6	1.5	ns
<b>Clock Fall Time</b> @ 80/20 % PECL		0.5	1.5	ns
<b>Output Level:</b>	PECL			

Tristate internal pull up, output active when high

Notes: Recommended 0.01 µF bypass capacitor from Vdd to Gnd. Capacitor should be as close to oscillator as possible.



**CPPE9**




**PIN FUNCTION**

- PIN 1 OE
- PIN 2 CONNECT TO PIN 3
- PIN 3 CONNECT TO PIN 2
- PIN 4 GND
- PIN 5 PECL-
- PIN 6 PECL+
- PIN 7 VDD
- PIN 8 VDD

Note 1: Connect pin 2 to pin 3  
 Note 2: Connect pin 7 to pin 8

**LEVELS TEST CIRCUIT**

PECL Levels Test Circuit



**OUTPUT SKEW**

PECL Output Skew

