#### **Features**

- CMOS for optimum speed/power
- High speed
- --- 15-ns max set-up
- 12-ns clock to output
- Low power
  - -660 mW (commercial)
  - -- 770 mW (military)
- On-chip edge-triggered registers
   Ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register
  - For serial observability and controlability of the output register
- EPROM technology
  - 100% programmable
- Reprogrammable (7C269W)
- 5V  $\pm 10\%$  V<sub>CC</sub>, commercial and military
- Capable of withstanding >2001V static discharge
- Slim 300-mil, 28-pin plastic or hermetic DIP (7C269)

#### **Functional Description**

The CY7C268 and the CY7C269 are 8192 x 8 registered diagnostic PROMs. They are both organized as 8,192 words by 8 bits wide, and they have both a pipeline output register and an onboard diagnostic shift register. Both devices feature a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the 8,193rd byte in the PROM, and may be programmed to any desired value.

The CY7C268 has 32 pins and features full diagnostic capabilities while the CY7C269 provides limited diagnostics and is available in a space-efficient 28-pin package. This allows the designers to optimize designs for either board-area efficiency with the CY7C269, or combine the CY7C268 with other diagnostic products using the standard interface.

#### CY7C268


The CY7C268 provides 13 address signals ( $A_0$  through  $A_{12}$ ), 8 data out signals ( $O_0$  through  $O_7$ ),  $\overline{ENA}$  (enable), PCLK (pipelineclock) and  $\overline{INIT}$  (initialize) for control.

# 8192 x 8 Registered Diagnostic PROM

The full standard feature diagnostics of the CY7C268 utilize the SDI and SDO (shift in and shift out), MODE, and DCLK signals. These signals allow serial data to be shifted into and out of the diagnostic shift register at the same time the pipeline register is used for normal operation. The MODE signal is used to control the transfer of the information in the diagnostic register to the pipeline register, or the data on the output bus into the diagnostic register. The data on the output bus may be provided from the pipeline register or from an external source.

When the MODE signal is LOW, the PROM operates in a normal pipeline mode. The contents of the addressed memorylocation are loaded into the pipeline register on the rising edge of PCLK. the outputs are enabled with the ENA signal either synchronously or asynchronously, depending on how the device is configured when programmed. If programmed for asynchronous enable, ENA LOW enables the outputs. If configured for synchronous enable, ENA LOW will enable the outputs ynchronously with PCLK during the rising edge of PCLK. ENA







CY7C268 CY7C269

Functional Description (continued)

HIGH will synchronously disable the outputs during the rising edge of PCLK. The asynchronous initialize signal, INIT, transfers the initialize byte into the pipeline register on a HIGH to LOW transition. INIT LOW disables PCLK and must transition back to a HIGH in order to enable PCLK. DCLK shifts data into SDI and out of SDO on each rising edge.

When MODE is HIGH, the rising edge of the PCLK signal loads the pipeline register with the contents of the diagnostic register. Similarly, DCLK, in this mode, loads the diagnostic register with the information on the data output pins. The information loaded will be either the contents of the pipeline register if the outputs are enabled, or data on the bus if the outputs are disabled (in a high-impedance state).

#### CY7C269

The CY7C269 is optimized for applications that require diagnostics in a minimum amount of board area. Packaged in 28 pins, it tes in a minimum amount of odard area. Fackaged in 20 pins, in has 13 address signals ( $A_0$  through  $A_{12}$ ), 8 data out signals ( $O_0$  through  $O_7$ ), E/I (Enable or Initialize), and CLOCK (pipeline and diagnostic clock). Additional diagnostic signals consist of MODE, SDI (shift in) and SDO (shift out). Normal pipelined operation and diagnostic operation are mutually exclusive.

When the MODE signal is LOW, the 7C269 operates in a normal When the MODE signal is LOW, the 7C269 operates in a normal pipelined mode. CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the 7C269 is programmed to perform either the Enable or the Initialize function. If the  $\overline{E/I}$  pin is

used for a INIT (asynchronous initialize) function, the outputs are permanently enabled and the initialize word is loaded into the pipeline register on a HIGH to LOW transition of the INIT signal. The INIT LOW disables CLOCK and must return high to re-enable CLOCK. If the E/I pin is used for an enable signal, it may be programmed for either synchronous or asynchronous operation. This enable function then operates exactly the same as the 7C268.

When the MODE signal is HIGH, the 7C269 operates in the diagnostic mode. The E/I signal becomes a secondary mode signal designating whether to shift the diagnostic shift register or to load either the diagnostic register or the pipeline register. If E/I is HIGH, CLOCK performs the function of DCLK, shifting SDI into the least-significant location of the diagnostic register and all bits one location toward the most-significant location in the ing edge. The contents of the most-significant location in the diagnostic register are available on the SDO pin.

If the E/I signal is LOW, SDI becomes a direction signal, transferring the contents of the diagnostic register into the pipeline register when SDI is LOW. When SDI is HIGH, the contents of the output pins are transferred into the diagnostic register. Both transfers occur on a LOW to HIGH transition of the CLOCK. If the outputs are enabled, the contents of the pipeline register are transferred into the diagnostic register. If the outputs are disabled, an external source of data may be loaded into the diagnostic register. In this condition, the SDO signal is internally driven to be the same as the SDI signal, thus propagating the "direction of transfer information" to the next device in the string.

#### Selection Guide

		7C269-15	7C269-18	7C269-25
Maximum Set-Up Time (ns)		15	18	25
Maximum Clock to Output (ns)		12	15	20
Maximum Operating Current (mA)	Commercial	120	120	120
	Military		140	140

		7C268-40 7C269-40	7C268-50 7C269-50	7C268-60 7C269-60	
Maximum Set-Up Time (ns)		40	50	60	
Maximum Clock to Output (ns)		20	25	25	
Maximum Operating Current (mA)	Commercial	100	80	80	
	Military		120	100	

**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature 65°C to +150°C
Ambient Temperature with
Power Applied 55°C to +125°C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State 0.5V to +7.0V
DC Input Voltage 3.0V to +7.0V
DC Program Voltage
UV Exposure

Static Discharge Voltage (per MIL-STD-883, Method 3015)	. >2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial <sup>[1]</sup>	- 40°C to +85°C	5V ± 10%
Military <sup>[2]</sup>	- 55°C to +125°C	5V ± 10%



CY7C268 CY7C269



Electrical Characteristics Over the Operating Range [3, 4]

				7C26	9-15	7C26	9-18	7C269-25		
Parameters	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm CC} = {\rm Min., I_{OH}} = -2.0 {\rm m}$	A	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	Com'l		0.4		0.4		0.4	V
		$V_{CC} = Min., I_{OL} = 6.0 \text{ mA}$	Mil		0.4		0.4		0.4	
VIH	Input HIGH Voltage			2.0		2.0		2.0		V
VIL	Input LOW Voltage				0.8		0.8		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_{IN} \le V_{CC}$		10	+10	- 10	+10	- 10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled		- 40	+40	- 40	+40	- 40	+40	μА
I <sub>OS</sub> <sup>[5]</sup>	Output Short Circuit Current				90		90		90	mA
$I_{CC}$	V <sub>CC</sub> Operating Supply	$V_{CC} = Max., I_{OUT} = 0 mA$	Com'l		120		120		120	mA
	Current	•	Mil				140		140	1
V <sub>PP</sub>	ProgrammingSupply Voltage			12	13	12	13	12	13	V
I <sub>PP</sub>	Programming Supply Current				50		50		50	mA
V <sub>IHP</sub>	Input HIGH Programming Voltage			3.0		3.0		3.0		V
VILP	Input LOW Programming Voltage				0.4		0.4		0.4	V

					8-40 9-40		8-50 9-50		8-60 9-60	
Parameters	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m}$	4	2.4		2.4		2.4		V
Vol	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 12.0 mA	Com'l		0.4		0.4	,	0.4	V
		$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	Mil		0.4		0.4		0.4	
V <sub>IH</sub>	Input HIGH Voltage			2.0		2.0		2.0		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{CC}$		- 10	+10	- 10	+10	- 10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	- "	40	+40	- 40	+40	- 40	+40	μА
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			90		90		90	mA
Icc	V <sub>CC</sub> Operating	$V_{CC} = Max., I_{OUT} = 0 mA$	Com'l		100		80		80	mA
	Supply Current		Mil				120		100	1
V <sub>PP</sub>	Programming Supply Voltage			12	13	12	13	12.	13	V
Ipp	Programming Supply Current				50		50		50.	mA
VIHP	Input HIGH Programming Voltage			3.0		3.0		3.0		V
V <sub>ILP</sub>	Input LOW Programming Voltage				0.4		0.4		0.4	V

- Notes:

  1. Contact a Cypress representative for industrial temperature range specifications.

  2. T<sub>A</sub> is the "instant on" case temperature.

  3. See the last page of this specification for Group A subgroup testing information.

- See Introduction to CMOS PROMs in this Data Book for general information on testing.
   For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.






CY7C268 CY7C269

#### Capacitance[4, 6]

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	InputCapacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF


#### AC Test Loads and Waveforms

Test Load for -15 through -25 speeds



Equivalent to: THEVENIN EQUIVALENT

Test Load for -40 through -60 speeds



Equivalent to: THÉVENIN EQUIVALENT

#### Switching Characteristics Over the Operating Range [3,4]

		7C26	9-15	7C26	9-18	7C26		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>AS</sub>	Address Set-Up to Clock	15		18		25		ns
t <sub>HA</sub>	Address Hold from Clock	0		0		0		ns
tco	Clock to Output Valid		12		15		20	ns
tpW	Clock Pulse Width	12		15		15		ns
tSES	Es Set-Up to Clock (Sync Enable Only)	12		15		15		ns
t <sub>HES</sub>	E <sub>S</sub> Hold from Clock	5		5		5		ns
t <sub>DI</sub>	INIT to Out Valid		15		18		25	ns
t <sub>RI</sub>	INIT Recovery to Clock	12		15		20		ns
tpWI	INIT Pulse Width	12		18		25	<u> </u>	ns
tcos	Output Valid from Clock (Sync. Mode)		12		15		20	ns
t <sub>HZS</sub>	Output Inactive from Clock (Sync. Mode)	<u> </u>	12		15		20	ns
t <sub>DOE</sub>	Output Valid from E LOW (Asynch, Mode)		12		15		20	ns
t <sub>HZE</sub>	Output Inactive from E HIGH (Async, Mode)	1	12		15	l	20	ns

Note:
6. Tested initially and after any design or process changes that may affect these parameters.



CY7C268 CY7C269


#### $\textbf{Switching Characteristics} \ \text{Over the Operating Range}^{[3,4]} (\text{continued})$

		7C268-40 7C269-40			8-50 9-50	7C268-60 7C269-60			
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units	
tas	Address Set-Up to Clock	40		50		60		ns	
t <sub>HA</sub>	Address Hold from Clock	0		0		0		ns	
tco	Clock to Output Valid		20		25		25	ns	
tpw	Clock Pulse Width	15		20		20		ns	
t <sub>SES</sub>	Es Set-Up to Clock (Sync Enable Only)	15		15		15		ns	
tHES	E <sub>S</sub> Hold from Clock	5		5		5		ns	
t <sub>DI</sub>	INIT to Output Valid		25		35		35	ns	
t <sub>RI</sub>	INIT Recovery to Clock	20		25		25		ns	
tpwr	INIT Pulse Width	· 25		35		35		ns	
tcos	Output Valid from Clock (Sync. Mode)		20		25		25	ns	
t <sub>HZS</sub>	Output Inactive from Clock (Sync. Mode)		20		25		25	ns	
t <sub>DOE</sub>	Output Valid from ELOW (Asynch, Mode)		20		25		25	ns	
t <sub>HZE</sub>	Output Inactive from E HIGH (Async. Mode)		20		25		25	ns	



#### Diagnostic Mode Switching Characteristics Over the Operating Range [3,4]


			7C26	9-15	7C26	9-18	7C26	9-25	7C268- 7C269-	40,50,60 40,50,60	
Parameters	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tssdi	Set-Up SDI to Clock	Com'l	20		25		25		30		ns
		Mil			25		30		35		
t <sub>HSDI</sub>	SDI Hold from Clock	Com'l	0		0		0		0		ns
		Mil			.0		0		0		
t <sub>DSDO</sub>	SDO Delay from Clock	Com'l		20		25		25		30	ns
		Mil				25		30		40	1
tDCL	Minimum Clock LOW	Com'l	20		25		25		25		ns
		Mil			25		25		25		İ
t <sub>DCH</sub>	Minimum Clock HIGH	Com'l	20		25		25		25		ns
		Mil			25		25		25		
t <sub>SM</sub>	Set-Up to Mode Change	Com'l	20		25		25		25		ns
		Mil			25		30		30		
t <sub>HM</sub>	Hold from Mode Change (7C269)	Com'l	0		0		0		0		пs
		Mil			0		0		0		1
t <sub>MS</sub>	Mode to SDO	Com'l		20		25		25		25	пs
		Mil				25		30		30	
t <sub>SS</sub>	SDI to SDO	Com'l		30		35		40		40	ns
		Mil				35		40		45	1
tso	Data Set-Up to DCLK	Com'l	20		25		25		25	l	ns
		Mil			25		30	l	30		1
t <sub>HO</sub>	Data Hold from DCLK	Com'l	10		10		10		10		ns
		Mil			13		13		15	I	




7-46-13-29 CY7C268 CY7C269

Switching Waveforms<sup>[3,4]</sup>

Pipeline Operation (Mode = 0)



Diagnostic Waveform for the 7C268







CY7C268 CY7C269

Switching Waveforms [3,4] (continued)

Diagnostic Application for the 7C269 (Shifting the Shadow Register<sup>[8]</sup>)



Diagnostic Application for the 7C269 (Parallel Data Transfer)



- Notes:
  7. Asynchronous enable mode only.
  8. Diagnostic register = shadow register = shift register.
- The mode transition to HIGH latches the asynchronous enable state.
   If the enable state is changed and held before leaving the diagnostic mode (mode H L) then the output impedance change delay is t<sub>MS</sub>.



CY7C268 CY7C269

#### Bit Map Data

Programmer.	Address (Hex.)	RAM Data
Decimal	Hex	Contents
0	0	Data
•		•
8191 8192 8193	1FFF 2000 2001	Data Init Byte Control Byte

#### **Programming Modes**

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

#### Control Byte

- Asynchronous output enable (default condition)
  Synchronous output enable
  Asynchronous initialize (CY7C269 only)

#### Table 1. CY7C268 Mode Selection

				• ]	Pin Funct	ion <sup>[10]</sup>			
	Read or Output Disable	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A5	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Mode	Other	A12	A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Read	Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Load	Load SR to PR		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Load	Load Output to SR		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Shift	Shift SR		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Asyn	Asynchronous Enable Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Sync	Synchronous Enable Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Asyn	Asynchronous Initialization Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A5	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Memory		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Verify		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Inhibit		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Synchronous Enable		VIHP	A <sub>10</sub> - A <sub>7</sub>	VIHP	V <sub>PP</sub>	A <sub>4</sub> - A <sub>3</sub>	V <sub>IHP</sub>	V <sub>PP</sub>
Prog	Program Initial Byte		V <sub>ILP</sub>	A <sub>10</sub> - A <sub>7</sub>	VIHP	V <sub>PP</sub>	A <sub>4</sub> - A <sub>3</sub>	VILP	VPP

		Pin Function <sup>[10]</sup>								
	Read or Output Disable	A	MODE	DCLK	PCLK	SDI	SDO	E, Es, I	O7 - O0	
Mode	Other	As	PGM	DCLK	PCLK	NA	VFY	V <sub>PP</sub>	$D_7 - D_0$	
Read		A <sub>0</sub>	V <sub>IL</sub>	Х	V <sub>IL</sub> /V <sub>IH</sub>	Х	SDO	VIL	$O_7 - O_0$	
Load SR to PR		A <sub>0</sub>	V <sub>lH</sub>	V <sub>IL</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Х	SDI	х	O <sub>7</sub> - O <sub>0</sub>	
Load Output to SR		A <sub>0</sub>	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	V <sub>IL</sub>	VIL	SDI	V <sub>IH</sub>	O <sub>7</sub> - O <sub>0</sub>	
Shift SR		A <sub>0</sub>	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	SDO	х	O <sub>7</sub> - O <sub>0</sub>	
Asynchronous Enable Read		A <sub>0</sub>	V <sub>IL</sub>	V <sub>IL</sub>	х	V <sub>IL</sub>	SDO	V <sub>IL</sub>	O <sub>7</sub> - O <sub>0</sub>	
Sync	Synchronous Enable Read		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub> /V <sub>IH</sub>	V <sub>IL</sub>	SDO	$V_{IL}$	O <sub>7</sub> - O <sub>0</sub>	
Asyr	Asynchronous Initialization Read		$V_{IL}$	V <sub>IL</sub>	Х	$V_{IL}$	SDO	$V_{IL}$	$O_7 - O_0$	
Prog	Program Memory		V <sub>ILP</sub>	V <sub>ILP</sub>	VILP	V <sub>ILP</sub>	VIHP	V <sub>PP</sub>	$D_7 - D_0$	
Program Verify		A <sub>0</sub>	VIHP	VILP	V <sub>ILP</sub>	VILP	VILP	V <sub>PP</sub>	$O_7 - O_0$	
Program Inhibit		A <sub>0</sub>	VIHP	VILP	VILP	VILP	VIHP	V <sub>PP</sub>	High Z	
Program Synchronous Enable		VILP	V <sub>ILP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	VILP	$V_{IHP}$	V <sub>PP</sub>	$D_7 - D_0$	
Program Initial Byte		VIHP	V <sub>ILP</sub>	V <sub>ILP</sub>	VILP	VILP	$V_{IHP}$	V <sub>PP</sub>	$D_7 - D_0$	





CY7C268 CY7C269

#### Table 2. CY7C269 Mode Selection

					Pin Funct	ion <sup>[10]</sup>			
	Read or Output Disable	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Mode	Other	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Reac	Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Loac	ISR to PR	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Loac	Load Output to SR		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Shift	ShiftSR		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Asyn	Asynchronous Enable Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Sync	Synchronous Enable Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Аѕуп	Asynchronous Initialization Read		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	ProgramMemory		A <sub>11</sub>	$A_{10} - A_7$	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Verify		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	$A_4 - A_3$	A <sub>2</sub>	A <sub>1</sub>
Prog	Program Inhibit		A <sub>11</sub>	A <sub>10</sub> - A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub> - A <sub>3</sub>	A <sub>2</sub>	Aį
Prog	Program Synchronous Enable		VIHP	A <sub>10</sub> - A <sub>7</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	A <sub>4</sub> - A <sub>3</sub>	VIHP	V <sub>PP</sub>
Prog	ProgramInitialize		VIHP	A <sub>10</sub> - A <sub>7</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	A <sub>4</sub> - A <sub>3</sub>	VILP	V <sub>PP</sub>
Prog	Program Initial Byte		V <sub>ILP</sub>	A <sub>10</sub> - A <sub>7</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	A <sub>4</sub> - A <sub>3</sub>	V <sub>ILP</sub>	V <sub>PP</sub>

				P	in Funct	ion <sup>[10]</sup>		
	Read or Output Disable	A <sub>0</sub>	MODE	CLK	SDI	SDO	Ē, Ī	O <sub>7</sub> - O <sub>0</sub>
Mode	Other	A <sub>0</sub>	PGM	CLK	NA	VFY	V <sub>PP</sub>	$D_7 - D_0$
Read		A <sub>0</sub>	V <sub>IL</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Х	High Z	V <sub>IL</sub>	O <sub>7</sub> – O <sub>6</sub>
Load SR to PR		A <sub>0</sub>	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Vπ	SDI	$V_{\rm IL}$	O <sub>7</sub> O <sub>6</sub>
Load	Load Output to SR		V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	V <sub>IH</sub>	SDI	V <sub>IL</sub> `	O <sub>7</sub> - O <sub>6</sub>
Shift	ShiftSR		V <sub>IH</sub>	$V_{IL}/V_{IH}$	D <sub>IN</sub>	SDO	V <sub>IH</sub>	O <sub>7</sub> – O
Asyr	Asynchronous Enable Read		$V_{IL}$	V <sub>IL</sub>	Х	High Z	V <sub>IL</sub>	O <sub>7</sub> – O
Sync	Synchronous Enable Read		V <sub>IL</sub>	V <sub>IL</sub> /V <sub>IH</sub>	X	High Z	V <sub>IL</sub>	O <sub>7</sub> – O
Asyn	chronous Initialization Read	A <sub>0</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	High Z	$V_{IL}$	O <sub>7</sub> – O
Prog	ramMemory	A <sub>0</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	Х	V <sub>IHP</sub>	V <sub>PP</sub>	$D_7 - D_1$
Prog	ram Verify	A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	X	V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> – O
Prog	Program Inhibit		V <sub>IHP</sub>	V <sub>ILP</sub>	X	V <sub>IHP</sub>	V <sub>PP</sub>	High Z
Program Synchronous Enable		V <sub>ILP</sub>	VILP	V <sub>ILP</sub>	Х	V <sub>IHP</sub>	V <sub>PP</sub>	D <sub>7</sub> - D
Prog	ramInitialize	V <sub>ILP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	Х	V <sub>IHP</sub>	V <sub>PP</sub>	D <sub>7</sub> – D
Prog	Program Initial Byte		V <sub>ILP</sub>	V <sub>ILP</sub>	X	V <sub>IHP</sub>	V <sub>PP</sub>	$D_7 - D$

Note: 10. X = "don't care" but not to exceed  $V_{CC} \pm 5\%$ .



CY7C268 CY7C269






Figure 1. Programming Pinouts




CY7C268 CY7C269


#### Typical DC and AC Characteristics

















### 46E D 🖪 2589662 0006819 5 🖼 CYP



T-46-13-29

CY7C268 CY7C269

#### Ordering Information[11]

Speed (ns)	I <sub>CC</sub> (mA)	Ordering Code	Package Type	Operating Range
40	100	CY7C268-40DC	D20	Commercial
		CY7C268-40WC	W20	
50	80	CY7C268-50DC	D20	Commercial
		CY7C268-50WC	W20	
	120	CY7C268-50DMB	D20	Military
		CY7C268-50LMB	L55	
		CY7C268-50QMB	Q55	
		CY7C268-50WMB	W20	
60	80	CY7C268-60DC	D20	Commercial
		CY7C268-60WC	W20	
	100	CY7C268-60DMB	D20	Military .
		CY7C268-60LMB	L55	
		CY7C268-60QMB	Q55	
		CY7C268-60WMB	W20	

#### Notes

Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

Speed (ns)	I <sub>CC</sub> (mA)	Ordering Code	Package Type	Operating Range
15	120	CY7C269-15DC	D22	Commercial
		CY7C269-15PC	P21	
		CY7C269-15WC	W22	
18	120	CY7C269-18DC	D22	Commercial
		CY7C269-18PC	P21	
		CY7C269-18WC	W22	
	140	CY7C269-18DMB	D22	Military
		CY7C269-18LMB	L64	
		CY7C269-18QMB	Q64	
		CY7C269-18WMB	W22	
25	140	CY7C269-25DC	D22	Commercial
		CY7C269-25LC	L64	
		CY7C269-25PC	P21	
		CY7C269-25QC	Q64	
		CY7C269-25WC	W22	
1		CY7C269-25DMB	D22	Military
1		CY7C269-25LMB	L64	
	1	CY7C269-25QMB	Q64	
		CY7C269-25WMB	W22	
40	100	CY7C269-40DC	D22	Commercial
l		CY7C269-40PC	P21	
1		CY7C269-40WC	W22	
50	80	CY7C269-50DC	D22	Commercial
}		CY7C269-50PC	P21	
		CY7C269-50WC	W22	
	120	CY7C269-50DMB	D22	Military
		CY7C269-50LMB	L64	
		CY7C269-50QMB	Q64	
		CY7C269-50WMB	W22	
60	80	CY7C269-60DC	D22	Commercial
		CY7C269-60PC	P21	
		CY7C269-60WC	W22	
	100	CY7C269-60DMB	D22	Military
		CY7C269-60LMB	L64	
		CY7C269-60QMB	Q64	
L	<u> </u>	C7C269Y-60WMB	W22	



CY7C268 CY7C269

T-46-13-29

## MILITARY SPECIFICATIONS Group A Subgroup Testing

#### **DC** Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
$V_{IL}$	1, 2, 3
$I_{IX}$	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

### **Switching Characteristics**

Parameters	Subgroups
tAS	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
tco	7, 8, 9, 10, 11
tpW	7, 8, 9, 10, 11
t <sub>SES</sub>	7, 8, 9, 10, 11
tHES	7, 8, 9, 10, 11
tcos	7, 8, 9, 10, 11

#### **Diagnostic Mode Switching Characteristics**

Parameters	Subgroups
tssdi	7, 8, 9, 10, 11
t <sub>HSDI</sub>	7, 8, 9, 10, 11
t <sub>DSDO</sub>	7, 8, 9, 10, 11
t <sub>DCL</sub>	7, 8, 9, 10, 11
t <sub>DCH</sub>	7, 8, 9, 10, 11
t <sub>HM</sub> [12]	7, 8, 9, 10, 11
t <sub>MS</sub>	7, 8, 9, 10, 11
tss	7, 8, 9, 10, 11

Notes: 12. 7C269 only.

Document #: 38-00069-C

