

# QUICKSWITCH<sup>®</sup> PRODUCTS HIGH-SPEED CMOS 24-BIT BUS-EXCHANGE SWITCH

## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Low propagation delay
- TTL-compatible input and output levels
- Undershoot clamp diodes on all switch and control pins
- Available in 56-pin SSOP and TSSOP Packages

# **APPLICATIONS**


- Resource sharing
- Crossbar switching
- Hot-docking
- Voltage translation (5V to 3.3V)

## **DESCRIPTION:**

The QS316212 provides a set of 24 high-speed CMOS TTL-compatible bus-exchange switches. The low ON resistance of the QS316212 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports through the data-select (S0-S2) terminals.

The QS316212 is characterized for operation at -40°C to +85°C.

## **FUNCTIONAL BLOCK DIAGRAM**



### INDUSTRIAL TEMPERATURE RANGE

#### **NOVEMBER 1999**

#### INDUSTRIALTEMPERATURERANGE

### **PIN CONFIGURATION**

					1
S0	Г	1	U	56	] S1
1A1	Γ	2		55	] S2
1A2		3		54	<b>1</b> B1
2A1	Г	4		53	<b>1</b> B2
2A2	Г	5		52	2B1
3A1	Г	6		51	2B2
3A2	Γ	7		50	<b>3</b> B1
GND	Γ	8		49	GND
4A1		9		48	3B2
4A2		10		47	<b>4</b> B1
5A1		11		46	<b>4</b> B2
5A2		12		45	5B1
6A1	Γ	13	SO56-1	44	5B2
6A2	Γ	14	SO56-2	43	6B1
7A1		15		42	6B2
7A2		16		41	<b>7</b> B1
V <sub>cc</sub>		17		40	<b>7</b> B2
8A1		18		39	8B1
GND		19		38	] GND
8A2		20		37	8B2
9A1		21		36	9B1
9A2	Γ	22		35	9B2
10A1		23		34	10B1
10A2	Γ	24		33	10B2
11A1	Г	25		32	] 11B1
11A2	П	26		31	<b>11B2</b>
12A1	П	27		30	12B1
12A2	Ц	28		29	12B2

SSOP/ TSSOP TOP VIEW

# ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description		Max.	Unit
Vterm <sup>(2)</sup>	Supply Voltage to Groun	d	– 0.5 to +7	V
Vterm <sup>(3)</sup>	DC Switch Voltage Vs		– 0.5 to +7	V
Vterm <sup>(3)</sup>	DC Input Voltage VIN		– 0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤20ns)		-3	V
Ιουτ	DC Output Current		120	mA
Рмах	Maximum Power SSOP		.93	W
	Dissipation (T <sub>A</sub> = 85°C) TSSOP		.77	W
Tstg	Storage Temperature		- 65 to +150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc Terminals.

3. All terminals except Vcc.

### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, VIN = 0V, VOUT = 0V)$ 

Pins	Тур.	Max. <sup>(1)</sup>	Unit
Control Inputs	4	5	pF
Quickswitch Channels (Switch OFF)	7.5	9	pF

NOTE:

1. This parameter is guaranteed but not production tested.

## **PIN DESCRIPTION**

Pin Names	I/O	Description
1 <b>An -</b> 12 <b>An</b>	I/O	Bus A
1Bn - 12Bn	I/O	Bus B
S0 - S2		Data Select

#### **FUNCTION TABLE(1)**

S2	<b>S</b> 1	S0	xA1	xA2	Function
L	L	L	Z	Z	Disconnect
L	L	Н	xB1	Z	xA1 to xB1
L	Н	L	xB2	Z	xA1 to xB2
L	Н	Н	Z	xB1	xA <sub>2</sub> to xB <sub>1</sub>
Н	L	L	Z	xB2	xA2 to xB2
Н	L	Н	Z	Z	Disconnect
Н	Н	L	xB1	xB2	xA1 to xB1, xA2 to xB2
Н	Н	Н	xB2	xB1	xA1 to xB2, xA2 to xB1

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedence

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, Vcc =  $5.0V \pm 10\%$ 


Symbol	Parameter	Test Conditions	Min.	Тур. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2	_	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	_	_	0.8	V
lin	Input Leakage Current (Control Inputs)	$0V \le VIN \le Vcc$	_	_	±1	μA
loz	Off-State Current (Hi-Z)	$0V \le V_{OUT} \le Vcc$ , Switches OFF	_	_	±1	μA
Ron	Switch ON Resistance	Vcc = Min., VIN = 0V, ION = 30mA	_	5	7	Ω
Ron	Switch ON Resistance	Vcc = Min., VIN = 2.4V, ION = 15mA	_	10	12	Ω
Vp	Pass Voltage <sup>(2)</sup>	$V_{IN} = V_{CC} = 5V$ , $I_{OUT} = -5\mu A$	3.7	4	4.2	V

NOTES:

1. Typical values are at Vcc = 5.0V, TA =  $25^{\circ}C$ .

2. Pass voltage is guaranteed but not production tested.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## **POWER SUPPLY CHARACTERISTICS**

	Symbol	Parameter	Test Conditions <sup>(1)</sup>	Max.	Unit
	lcco	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC, f = 0	3	μA
Ī	ΔΙCC	Power Supply Current per Control Input HIGH <sup>(2)</sup>	Vcc = Max., VIN = 3.4V, f = 0	2.5	mA
	ICCD	Dynamic Power Supply Current per MHz <sup>(3)</sup>	Vcc = Max., A and B pins open	0.25	mA/MHz
			Control Input Toggling at 50% Duty Cycle		

#### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

2. Per TLL driven input (VIN = 3.4V). A and B pins do not contribute to  $\Delta$ Icc.

3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

#### $T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 5.0V \pm 10\%$

CLOAD = 50pF, RLOAD =  $500\Omega$  unless otherwise noted.

Symbol	Parameter	Min. <sup>(1)</sup>	Тур.	Max.	Unit
<b>t</b> PLH	Data Propagation Delay <sup>(2,4)</sup>	_	_	0.25 <sup>(3)</sup>	
<b>t</b> PHL	xAn to xBn, xBn to xAn				ns
tPZL	Switch Turn-on Delay	1 5	_	6.5	
tрzн	Sn to xAn, xBn	1.5			ns
tPLZ	Switch Turn-off Delay <sup>(2)</sup>	1 5	_	6.2	
<b>t</b> PHZ	Sn to xAn, xBn	1.5			ns

#### NOTES:


1. Minimums are guaranteed but not production tested.

2. This parameter is guaranteed but not production tested.

3. The time constant for the switch alone is of the order of 0.25ns for CL = 50pF.

4. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

### **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.