


FEATURES:

- 1:2 registered output buffer
- 2.3V to 2.7V operation for PC1600, PC2100, and PC2700
- 2.5V to 2.7V operation for PC3200
- Single bit propagation delay, TSSOP : 2.2ns, VFQFPN : 1.8ns
- SSTL_2 Class I style data inputs/outputs
- Differential CLK input
- **RESET** control compatible with LVCMOS levels
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in 56 pin VFQFPN and 64 pin TSSOP packages

APPLICATIONS:

- Ideally suited for stacked DIMM DDR registered applications
- Along with CSPT857C/D, Zero Delay PLL Clock buffer, provides complete solution for DDR1 DIMMs

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JANUARY 2004

PIN CONFIGURATIONS



Q13A	1	64	VDDQ
Q12A	2	63	GND
Q11A	3	62	D13
Q12A	4	61	D12
Q13A	5	60	VDD
VDDQ	6	59	VDDQ
GND	7	58	GND
Q8A	8	57	D11
Q7A	9	56	D10
Q6A	10	55	D9
Q5A	11	54	GND
Q4A	12	53	D8
Q3A	13	52	D7
Q2A	14	51	RESET
GND	15	50	GND
Q1A	16	49	CLK
Q13B	17	48	CLK
VDDQ	18	47	VDDQ
Q12B	19	46	VDD
Q11B	20	45	VREF
Q10B	21	44	D6
Q9B	22	43	GND
Q8B	23	42	D5
Q7B	24	41	D4
Q6B	25	40	D3
GND	26	39	GND
VDDQ	27	38	VDDQ
Q5B	28	37	VDD
Q4B	29	36	D2
Q3B	30	35	D1
Q2B	31	34	GND
Q1B	32	33	VDDQ

TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VDD or VDDQ	Supply Voltage Range	-0.5 to 3.6	V
VI ⁽²⁾	Input Voltage Range	-0.5 to VDD + 0.5	V
VO ⁽³⁾	Output Voltage Range	-0.5 to VDDQ + 0.5	V
I _{IK}	Input Clamp Current, VI < 0	-50	mA
I _{OK}	Output Clamp Current, VO < 0 or VO > VDDQ	±50	mA
I _O	Continuous Output Current, VO = 0 to VDDQ	±50	mA
V _{DD}	Continuous Current through each V _{DD} , V _{DDQ} or GND	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- The output current will flow if the following conditions are observed:
 - Output in HIGH state
 - VO = VDDQ

FUNCTION TABLE (1)

Input				Q Outputs
RESET	CLK	CLK	D	
H	↑	↓	L	L
H	↑	↓	H	H
H	L or H	L or H	X	Q _O ⁽²⁾
L	X	X	X	L

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW to HIGH
↓ = HIGH to LOW
- Q_O = Output level before the indicated steady-state conditions were established.

PIN DESCRIPTION

Pin Names	Description
Q1 - Q13	Data Output
GND	Ground
VDDQ	Output-stage drain power voltage
VDD	Logic power voltage
RESET	Asynchronous reset input - resets registers and disables data and clock differential input receivers
VREF	Input reference voltage
CLK	Positive master clock input
CLK	Negative master clock input
D1 - D13	Data Input - clocked in on the crossing of the rising edge of CLK and the falling edge of CLK
Center PAD	Ground (MLF package only)

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR PC1600 - PC2700

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = 0°C to +70°C, VDD = 2.5V ± 0.2V, VDDQ = 2.5V ± 0.2V

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VIK	Control Inputs	VDD = 2.3V, I _I = -18mA	—	—	-1.2	V
VOH		VDD = 2.3V to 2.7V, I _{OH} = -100µA	VDD - 0.2	—	—	V
		VDD = 2.3V, I _{OH} = -8mA	1.95	—	—	
VOL		VDD = 2.3V to 2.7V, I _{OL} = 100µA	—	—	0.2	V
		VDD = 2.3V, I _{OL} = 8mA	—	—	0.35	
I _I	All Inputs	VDD = 2.7V, VI = VDD or GND	—	—	±5	µA
I _{DD}	Static Standby	IO = 0, VDD = 2.7V, RESET = GND	—	—	0.01	mA
	Static Operating	IO = 0, VDD = 2.7V, RESET = VDD, VI = VIH (AC) or VIL (AC)	—	—	20	
I _{DDD}	Dynamic Operating (Clock Only)	IO = 0, VDD = 2.7V, RESET = VDD, VI = VIH (AC) or VIL (AC), CLK and CLK Switching 50% Duty Cycle.	—	6	—	µA/Clock MHz
	Dynamic Operating (Per Each Data Input) ⁽¹⁾	IO = 0, VDD = 2.7V, RESET = VDD, VI = VIH (AC) or VIL (AC), CLK and CLK Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	43	—	µA/Clock MHz/Data Input
C _I	Data Inputs	VDD = 2.5V, VI = VREF ± 310mV	2	—	3	pF
	CLK and CLK	VI _C R = 1.25V, VI (PP) = 360mV	2	—	3	
	RESET	VI = VDD or GND	2	—	3	

NOTE:

- Power dissipation levels will allow operation at DDR333 speeds without excessive die temperature.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR PC3200

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 2.6V \pm 0.1V$, $V_{DDQ} = 2.6V \pm 0.1V$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IK}	Control Inputs	$V_{DD} = 2.5V$, $I_{I} = -18\text{mA}$	—	—	-1.2	V
V_{OH}		$V_{DD} = 2.5V$ to $2.7V$, $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
		$V_{DD} = 2.5V$, $I_{OH} = -8\text{mA}$	1.95	—	—	
V_{OL}		$V_{DD} = 2.5V$ to $2.7V$, $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DD} = 2.5V$, $I_{OL} = 8\text{mA}$	—	—	0.35	
I_I	All Inputs	$V_{DD} = 2.7V$, $V_I = V_{DD}$ or GND	—	—	± 5	μA
I_{DD}	Static Standby	$I_O = 0$, $V_{DD} = 2.7V$, $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$I_O = 0$, $V_{DD} = 2.7V$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}$ (AC) or V_{IL} (AC)	—	—	20	
I_{DDD}	Dynamic Operating (Clock Only)	$I_O = 0$, $V_{DD} = 2.7V$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}$ (AC) or V_{IL} (AC), CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	6	—	$\mu\text{A/Clock MHz}$
	Dynamic Operating (Per Each Data Input) ⁽¹⁾	$I_O = 0$, $V_{DD} = 2.7V$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}$ (AC) or V_{IL} (AC), CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	43	—	$\mu\text{A/Clock MHz/Data Input}$
C_I	Data Inputs	$V_{DD} = 2.6V$, $V_I = V_{REF} \pm 310\text{mV}$	2	—	3	pF
	CLK and $\overline{\text{CLK}}$	$V_{ICR} = 1.3V$, $V_I (\text{PP}) = 360\text{mV}$	2	—	3	
	$\overline{\text{RESET}}$	$V_I = V_{DD}$ or GND	2	—	3	

NOTE:

- Power dissipation levels will allow operation at DDR400 speeds without excessive die temperature.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$ (1)

Symbol	Parameter	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{DD}	Supply Voltage	V_{DDQ}	—	2.7	V
V_{DDQ}	Output Supply Voltage	PC1600 - PC12700	2.3	2.5	V
		PC3200	2.5	2.6	
V_{REF}	Reference Voltage ($V_{REF} = V_{DDQ}/2$)	PC1600 - PC2700	1.15	1.25	V
		PC3200	1.25	1.3	
V_{TT}	Termination Voltage	$V_{REF} - 40\text{mV}$	V_{REF}	$V_{REF} + 40\text{mV}$	V
V_I	Input Voltage	0	—	V_{DD}	V
V_{IH}	AC High-Level Input Voltage	Data Inputs	$V_{REF} + 310\text{mV}$	—	V
V_{IL}	AC Low-Level Input Voltage	Data Inputs	—	—	$V_{REF} - 310\text{mV}$
V_{IH}	DC High-Level Input Voltage	Data Inputs	$V_{REF} + 150\text{mV}$	—	V
V_{IL}	DC Low-Level Input Voltage	Data Inputs	—	—	$V_{REF} - 150\text{mV}$
V_{IH}	High-Level Input Voltage	$\overline{\text{RESET}}$	1.7	—	V
V_{IL}	Low-Level Input Voltage	$\overline{\text{RESET}}$	—	—	0.7
V_{ICR}	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53
$V_{I(\text{PP})}$	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	mV
I_{OH}	High-Level Output Current	—	—	-16	mA
I_{OL}	Low-Level Output Current	—	—	16	
T_A	Operating Free-Air Temperature	0	—	+70	$^\circ\text{C}$

NOTE:

- The $\overline{\text{RESET}}$ input of the device must be held at V_{DD} or GND to ensure proper device operation.

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	Parameter	PC1600-PC2700		PC3200		Unit
		Min.	Max.	Min.	Max.	
CLOCK	Clock Frequency	—	200	—	220	MHz
tw	Pulse Duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW	2.5	—	2.5	—	ns
t _{ACT}	Differential Inputs Active Time ⁽¹⁾	—	22	—	22	ns
t _{INACT}	Differential Inputs Inactive Time ⁽²⁾	—	22	—	22	ns
tsu	Setup Time, Fast Slew Rate ^(3,5)	Data Before CLK↑, CLK↓	0.65	—	0.65	—
	Setup Time, Slow Slew Rate ^(4,5)		0.75	—	0.75	—
t _H	Hold Time, Fast Slew Rate ^(3,5)	Data Before CLK↑, CLK ↓	0.75	—	0.65	—
	Hold Time, Slow Slew Rate ^(2,5)		0.9	—	0.8	—







NOTES:

1. Data inputs must be low a minimum time of t_{ACT} max., after $\overline{\text{RESET}}$ is taken HIGH.
2. Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{INACT} max., after $\overline{\text{RESET}}$ is taken LOW.
3. For data signal input slew rate is $\geq 1\text{V/ns}$.
4. For data signal input slew rate is $\geq 0.5\text{V/ns}$ and $< 1\text{V/ns}$.
5. CLK, $\overline{\text{CLK}}$ signal input slew rates are $\geq 1\text{V/ns}$.

SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

Symbol	Parameter	Package	PC1600-PC2700		PC3200		Unit
			Min.	Max.	Min.	Max.	
f _{MAX}		TSSOP, VFQFPN	200	—	220	—	MHz
t _{PDM}	CLK and $\overline{\text{CLK}}$ to Q	TSSOP	1.1	2.4	1.1	2.2	ns
		VFQFPN	1.1	2.2	1.1	1.8	
t _{PDMSS}	CLK and $\overline{\text{CLK}}$ to Q (simultaneous switching)	TSSOP	—	2.7	—	2.5	ns
		VFQFPN	—	2.5	—	((TBD))	
t _{PHL}	$\overline{\text{RESET}}$ to Q	TSSOP, VFQFPN	—	5	—	5	ns


TEST CIRCUITS AND WAVEFORMS

FOR PC1600 - PC2700, V_{DD} = 2.5V ± 0.2VFOR PC3200, V_{DD} = 2.6V ± 0.1V*Load Circuit**Voltage and Current Waveforms
Inputs Active and Inactive Times**Voltage Waveforms - Propagation Delay Times**Voltage Waveforms - Pulse Duration**Voltage Waveforms - Propagation Delay Times**Voltage Waveforms - Setup and Hold Times*

NOTES:

1. C_L includes probe and jig capacitance.
2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_O = 0\text{mA}$.
3. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10MHz, $Z_0 = 50\Omega$, input slew rate = 1 V/ns ± 20% (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. $V_{TT} = V_{REF} = V_{DD}/2$
6. $V_{IH} = V_{REF} + 310\text{mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVC MOS input.
7. $V_{IL} = V_{REF} - 310\text{mV}$ (AC voltage levels) for differential inputs. $V_{IL} = \text{GND}$ for LVC MOS input.
8. t_{PD} is t_{PD} with one output switching. t_{PDMS} is t_{PD} with all outputs switching.

ORDERING INFORMATION



CORPORATE HEADQUARTERS
San Jose, CA 95138

for SALES:
fax: 408-284-2775
www.idt.com