
LTR								1		ONS										
						DESCF	RIPTIO	N					DATE (YR-MO-DA)			APPROVED				
А	Corre MIL-	ect title PRF-38	to acc 3535 re	urately equirem	descrit ents. I	be the o Editoria	device al chang	function ges thre	n. Upd oughou	ate boilerplate to 06-07-31 t. – LTG				Thomas M. Hess						
В	Corr	ect foot	note 4	in table	e I LT	G								07-0	01-24		Tho	mas M.	Hess	
REV/	T	<u> </u>								1		1	1				1	T	T	
REV														<u> </u>	<u> </u>	<u> </u>				
SHEET	A	A	A	A																
	A 15	A 16	A 16	A 17																
SHEET REV	15				/		B	A	A	A	A	A	A	B	A	A	A	A	A	A
SHEET REV SHEET	15			17			B 1	A 2	A 3	A 4	A 5	A 6	A 7	B 8	A 9	A 10	A 11	A 12	A 13	A 14
SHEET REV SHEET REV STATUS	15			17 RE\ SHE		DBY								-	-					
SHEET REV SHEET REV STATUS OF SHEETS	15			17 RE\ SHE	ET PAREI	D BY larcia B	1	2			5	6	7	8	9	10	11	12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		17 REV SHE PRE	ET PAREI M	larcia B	1	2			5	6 EFEN	7 SE S	8 UPPL	9 _Y CE	10 INTER	11 R COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	15 NDAF	16 RD CUIT		17 REV SHE PRE	ET PAREI M CKED	larcia B	1 8. Kellel	2 her			5	6 EFEN	7 ISE S DLUN	8 UPPL	9 -Y CE , OHI0	10	11 R COL 218-3	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	15 NDAF DCIR(16 RD CUIT		17 REV SHE PRE CHE	ET PAREI M CKED	larcia B BY onica L	1 8. Kellel	2 her		4	5 D	6 EFEN CC	7 SE S DLUM http	8 UPPL MBUS p://ww	9 .Y CE , OHI vw.ds	10 ENTER O 432 Scc.dl	11 R COL 218-3 a.mil	12 -UMB 990	US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U	NDAF DCIRC AWIN NG IS A ISE BY	16 RD CUIT G	16	17 REV SHE PRE CHE	EET PAREE M CKED M PROVE	larcia B BY onica L	1 3. Kellel Poelk	2 her		4	5 DI	efen Co	7 SE S OLUN http UIT, I	8 UPPL IBUS D://ww	9 -Y CE , OHIO vw.ds	10 INTER O 432	11 R COL 218-3 a.mil	12 -UMB 990 ED CN	US MOS,	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U	NDAF DCIRC AWIN NG IS A ISE BY RTMEN	16 RD CUIT G	16 BLE	17 REV SHE PRE CHE	ET PAREI M CKED M PROVE	BY onica L D BY Michae	1 Kellel Poelk	2 her king /e		4 MI(8-B ST/	5 DI CROC IT DI ATE (6 EFEN CC CIRCI AGN OUTF	7 DLUW http UIT, I OSTI PUTS	B UPPL MBUS D://ww DIGIT IC RE	9 , OHIQ vw.ds FAL, 7 EGIS ⁻ L COI	INTER O 432 scc.dl	11 R COL 218-3 a.mil ANCE	12 -UMB 990 	US MOS, REE-	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U DEPA	NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (16 RD CUIT G IVAILAI ALL ITS OF THE	16 BLE	17 REV SHE PRE CHE	ET PAREI M CKED M PROVE	BY onica L D BY Michae	1 Kellel Poelk	2 her king /e		4 MI(8-B ST/	5 DI CROC IT DI ATE (6 EFEN CC CIRCI AGN OUTF	7 SE S DLUM http UIT, I OSTI	B UPPL MBUS D://ww DIGIT IC RE	9 , OHIQ vw.ds FAL, 7 EGIS ⁻ L COI		11 R COL 218-3 a.mil ANCE	12 -UMB 990 	US MOS, REE-	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U DEPA AND AGEI	NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (16 RD CUIT G IVAILAI ALL ITS OF THE	16 BLE	17 REV SHE PRE CHE APF	EET M CKED M PROVE	BY onica L D BY Michae APPR(92-(1 Kellel Poelk I A. Fry DVAL [)4-07	2 her king /e		4 MIC 8-B ST/ MC	5 DI CROC IT DI ATE (NOL	6 EFEN CC CIRCI AGN OUTF ITHIC	7 SE S OLUW http UIT, I OSTI PUTS C SIL	8 UPPL MBUS DIGIT IC RE S, TTL ICON	9 , OHIQ vw.ds FAL, 7 EGIS ⁻ L COI		11 R COL 218-3 a.mil ANCE	12 -UMB 990 	US MOS, REE-	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	15 NDAF DCIRC AWIN NG IS A SE BY RTMEN NCIES (NT OF I	TIG RD CUIT G VAILAI ALL ITS OF THE DEFEN	16 BLE	17 REV SHE PRE CHE APF	EET M CKED M PROVE	larcia B BY conica L D BY Michae APPR(92-(LEVEL	1 Kellel Poelk I A. Fry DVAL [2 her king /e		4 MIC 8-B ST/ MC	5 DI CROC IT DI ATE (NOL ZE	6 EFEN CC CIRCI AGN OUTF ITHIC	7 DLUM http UIT, I OSTI PUTS C SIL	BUPPL MBUS DIGIT IC RE S, TTL ICON	9 , OHIQ vw.ds FAL, 7 EGIS ⁻ L COI	ADVA	11 218-3 a.mil ANCE WITH	12 990 ED CN I THR I NP	13 NUS MOS, REE- UTS,	,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (TIG RD CUIT G VAILAI ALL ITS OF THE DEFEN	16 BLE	17 REV SHE PRE CHE APF	EET M CKED M PROVE	larcia B BY onica L D BY Michae APPR(92-(LEVEL	1 Kellel Poelk I A. Fry DVAL [)4-07	2 her king /e		4 MIC 8-B ST/ MC		6 EFEN CC CIRCI AGN OUTF ITHIC	7 SE S OLUW http UIT, I OSTI PUTS C SIL	BUPPL MBUS DIGIT IC RE S, TTL ICON	9 , OHIQ vw.ds FAL, 7 EGIS ⁻ L COI	ADVA	11 218-3 a.mil	12 -UMB 990 	13 NUS MOS, REE- UTS,	,

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT818	8-bit diagnostic register with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class		Device red	quirements documentation
Μ			o the requirements for MIL-STD-883 compliant, non- ircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification	n and qualifica	tion to MIL-PRF-38535
Case outline(s).	The case outline(s) are as design	ated in MIL-ST	TD-1835 and as follows:
Outline letter	Descriptive designator	Terminals	Package style
IZ.			

К	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 2

DSCC FORM 2234 APR 97

1.2.4

Supply voltage range (V_{CC}) DC input voltage range (V_{IN}) DC output voltage range (V_{OUT})	0.5 V dc to V_{CC} + 0.5 V dc
Clamp diode current (I_{IK}, I_{OK})	
DC output current (I _{OUT}) (per pin)	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND}) (per pin)	±450 mA
Storage temperature range (T _{STG})	
Maximum power dissipation (P _D)	500 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C <u>3</u> /

1.4 Recommended operating conditions. 2/ 4/

Supply voltage range (V _{CC})	
Input voltage range (V _{IN})	
Output voltage range (V _{OUT})	
Case operating temperature range (T _c)	
Input rise or fall times:	
V _{CC} = 4.5 V, 5.5 V	8 ns/V
Minimum setup time, Dn to PCLK (t_{s1}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	4.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	6.0 ns
Minimum setup time, MODE to PCLK (t_{s2}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	4.5 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	6.0 ns
Minimum setup time, Yn to DCLK (t _{s3}):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	
Minimum setup time, MODE to DCLK (t_{s4}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	4.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	4.5 ns
Minimum setup time, SDI to DCLK (t_{s5}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	3.5 ns
T _c = -55°C, +125°C, V _{cc} = 4.5 V	4.5 ns
Minimum setup time, DCLK to PCLK (t_{s6}):	
$T_{\rm C} = +25^{\circ}$ C, $V_{\rm CC} = 4.5$ V	9.0 ns
T _C = -55°C, +125°C, V _{CC} = 4.5 V	
Minimum setup time, PCLK to DCLK (t_{s7}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	11.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	12.5 ns
Minimum hold time, Dn to PCLK (t _{h1}):	
$T_{\rm C} = +25^{\circ}{\rm C}, V_{\rm CC} = 4.5 {\rm V}$	1.0 ns
T _C = -55°C, +125°C, V _{CC} = 4.5 V	

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

 <u>2</u>/ Unless otherwise specified, all voltages are referenced to GND.
<u>3</u>/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions per method 5004 of MIL-STD-883.

4/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	3

1.4 <u>Recommended operating conditions</u> - Continued. <u>2/ 4/</u>

Minimum hold time, MODE to PCLK (t _{h2}):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	0.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	0.0 ns
Minimum hold time, Yn to DCLK (t _{h3}):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	1.0 ns
T _C = -55°C, +125°C, V _{CC} = 4.5 V	1.5 ns
Minimum hold time, MODE to DCLK (t_{h4}) :	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	1.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	1.0 ns
Minimum hold time, SDI to DCLK (t _{h5}):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	1.0 ns
$T_{C} = -55^{\circ}C$, +125°C, $V_{CC} = 4.5 V$	1.0 ns
Minimum PCLK pulse width, high, low (t _{w1}):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	3.0 ns
T _c = -55°C, +125°C, V _{cc} = 4.5 V	
Minimum DCLK pulse width, high, low (tw2):	
$T_{C} = +25^{\circ}C, V_{CC} = 4.5 V$	3.0 ns
$T_{C} = -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 V$	3.0 ns
Maximum clock frequency (f _{MAX}):	
$T_{C} = +25^{\circ}C, -55^{\circ}C, +125^{\circ}C, V_{CC} = 4.5 \text{ V}$	100 MHz
T _C = +25°C, -55°C, +125°C, V _{CC} = 4.5 V	

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	4

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	5

		TABLE I. Electr	ical perf	ormance	character	istics.				
Test	Symbol	$\begin{array}{c} Conditions\\ -55^\circ C \leq T_C \leq +128\\ +4.5 \ V \leq V_{CC} \leq +5.\\ unless \ otherwise \ spectrum{}{} spectrum{$			5.5 V Subgroups			Lir	Limits	
			- 1					Min	Max	
High level output voltage,	V _{OH1}	$V_{IN} = V_{IH} min or V_{IL} max$	V _{CC} =	= 4.5 V	1, 2, 3	3	All	4.4		V
Y0-Y7 outputs <u>1</u> /		I _{OH} = -50 μA		= 5.5 V				5.4		-
		V _{IN} = V _{IH} min or V _{IL} max		= 4.5 V			3.7		-	
		I _{OH} = -24 mA	V _{CC} =	= 5.5 V				4.7		
		$V_{IN} = V_{IH}$ min or V_{IL} max $I_{OH} = -50$ mA	V _{CC} =	= 5.5 V				3.85		
High level output	V _{OH2}	$V_{IN} = V_{IH} min or$	V _{CC} =	= 4.5 V	1, 2, 3	3	All	3.7		V
voltage D0-D7,	0112	V _{IL} max I _{OH} = -8 mA		= 5.5 V	, , , ,			4.7		
SDO outputs <u>1</u> /		$V_{IN} = V_{IH}$ min or V_{IL} max	V _{CC} =	= 5.5 V				3.85		
Low level output	Var	$I_{OH} = -32 \text{ mA}$ $V_{IN} = V_{IH} \text{ min or}$	V. –	. / 5 \/	1, 2, 3	3	All		0.1	V
voltage,	V _{OL1}	V _{IL} max		= 4.5 V = 5.5 V	, ∠, ₹	ر	All		0.1	v
Y0-Y7 outputs <u>1</u> /		$I_{OL} = 50 \ \mu A$ $V_{IN} = V_{IH} \ min \ or$		= 4.5 V	-				0.5	
		V _{IL} max								-
		$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ min or}$		5.5 V	-				0.5	-
		V_{IL} max $I_{OL} = 50$ mA	V _{CC} =	= 5.5 V					1.65	
Low level output	V _{OL2}	$V_{IN} = V_{IH}$ min or	V _{CC} =	= 4.5 V	1, 2, 3	3	All		0.5	V
voltage D0-D7,		V _{IL} max I _{OL} = 8 mA	V _{CC} =	= 5.5 V					0.5	
SDO outputs <u>1</u> /		$V_{IN} = V_{IH}$ min or V_{IL} max $I_{OL} = 32$ mA	V _{CC} =	= 5.5 V					1.65	
High level input	V _{IH}		V _{CC} =	= 4.5 V	1, 2, 3	3	All	2.0		V
voltage <u>2</u> /			V _{CC} =	= 5.5 V				2.0		
Low level input	V _{IL}		V _{CC} =	= 4.5 V	1, 2, 3	3	All		0.8	V
voltage 2/			V _{CC} =	= 5.5 V					0.8	
Input leakage current low, SDI, DCLK, MODE, PCLK, OEY	IIL	V _{IN} = 0.0 V	V _{CC} =	= 5.5 V	1, 2, 3	3	All		-10.0	μΑ
Input leakage current high, SDI, DCL <u>K,</u> MODE, PCLK, OEY	I _{IH}	V _{IN} = 5.5 V							10.0	μΑ
Quiescent supply current, output high	I _{CCH}	$V_{IN} = V_{CC} \text{ or GND}$ $V_{CC} = 5.5 \text{ V}$			1, 2, 3	3	All		160	μΑ
Quiescent supply current, output low	I _{CCL}								160	μΑ
Quiescent supply current, output three-state	I _{CCZ}								160	μΑ
See footnotes at end of	table.									
S	TANDAR	D		SIZ						
	IRCUIT D			Α					5962·	-91609
	PLY CENTE	ER COLUMBUS 3218-3990				REVIS	SION LEVE	L	SHEET	6
SCC FORM 2234									l	

	Т	ABLE I. Electrical perform	nance characte	ristics - Contin	ued.			
Test	Symbol	$\begin{array}{c} Condition \\ -55^{\circ}C \leq T_{C} \leq + \\ +4.5 \ V \leq V_{CC} \leq \\ unless \ otherwise \end{array}$	125°C +5.5 V	Group A subgroups	Device type	Li Min	mits Max	Unit
Maximum I _{cc} /input current SDI, Dn, <u>DCL</u> K, MODE, OEY 3/	Δl _{CC}	$V_{CC} = 5.5 \text{ V}, V_{IL} = 0.0 \text{ V}$ $V_{IH} = V_{CC} - 2.1 \text{ V}$	/	1, 2, 3	All		1.6	mA
Three-state output leakage current, Dn, Yn, high	I _{OZH}	$\label{eq:observation} \begin{array}{l} \overline{\text{OEY}} = \text{V}_{\text{IH}} \text{ min or } \text{V}_{\text{IL}} \text{ m} \\ \text{V}_{\text{OUT}} = 5.5 \text{ V}, \text{ V}_{\text{CC}} = 5.5 \\ \text{All other inputs} = \text{V}_{\text{CC}} \text{ o} \end{array}$	V	1, 2, 3	All		+10.0	μΑ
Three-state output leakage current, Dn, Yn, low	I _{OZL}	$\label{eq:operator} \begin{array}{l} \overline{\text{OEY}} = \text{V}_{\text{IH}} \text{ min or } \text{V}_{\text{IL}} \text{ m} \\ \text{V}_{\text{OUT}} = 0.0 \text{ V}, \text{V}_{\text{CC}} = 5.5 \\ \text{All other inputs} = \text{V}_{\text{CC}} \text{ o} \end{array}$	V				-10.0	
Input capacitance	CIN	See 4.3.1c		4	All		8.0	pF
Output capacitance	C _{OUT}	See 4.3.1c		4	All		15.0	рF
Input/output capacitance	C _{IO}	See 4.3.1c		4	All		15.0	pF
Power dissipation capacitance <u>4</u> /	C _{PD}	See 4.3.1c		4	All		110	pF
Functional tests		Tested at $V_{CC} = 4.5$ V a repeated at $V_{CC} = 5.5$ For all inputs $V_{IN} = 2.4$ See 4.3.1d	V	7, 8	All			
Propagation delay	t _{PHL1}	$C_L = 50 \text{ pF} \text{ minimum}$	$V_{CC} = 4.5 V$	9	All	1.0	8.0	ns
time, PCLK to Yn 5/		$R_{L} = 500\Omega$		10, 11		1.0	10.0	
	t _{PLH1}	See figure 4	$V_{CC} = 4.5 V$	9		1.0	8.5	
		-		10, 11		1.0	10.0	
Propagation delay	t _{PHL2}		$V_{CC} = 4.5 V$	9	All	1.0	10.0	ns
time, MODE to SDO	PHL2		V(() = 1.0 V	10, 11	/	1.0	12.0	110
<u>5</u> /	t _{PLH2}		V _{CC} = 4.5 V	9		1.0	11.0	-
	PLH2		VCC - 4.0 V	10, 11		1.0	13.5	-
Propagation delay	+		V _{CC} = 4.5 V	9	All	1.0	9.5	ns
time, SDI to SDO 5/	t _{PHL3}		$v_{\rm CC} = 4.3 v$			-		115
unie, obrito obo <u>s</u> /	4			10, 11		1.0	11.5	-
	t _{PLH3}		$V_{CC} = 4.5 V$	9		1.0	10.0	
Description delay				10, 11	A 11	1.0	12.0	
	τ _{PHL4}		$V_{CC} = 4.5 V$	_	All			ns
						-		-
	t _{PLH4}		$V_{CC} = 4.5 V$					-
Propagation delay time, DCLK to SDO <u>5</u> / See footnotes at end of	t _{PHL4}		V _{CC} = 4.5 V V _{CC} = 4.5 V	9 10, 11 9 10, 11	All	1.0 1.0 1.0 1.0	11.5 14.0 12.0 15.5	
MICROC		RAWING	SIZE A					-91609
DEFENSE SUP COLUMBL	JS, OHIO 43			REVISIO	ON LEVEL A		SHEET	7

	TÆ	ABLE I. Electrical perform	nance character	<u>ristics</u> – Contin	iued.			
Test	Symbol	$\begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \ V \leq V_{CC} \leq +5.5 \ V \\ unless \ otherwise \ specified \end{array}$		Group A subgroups	Device type	Lir	mits	Unit
	'		<u> </u>			Min	Max	ļ
Propagation delay	t _{PZH1}	$C_L = 50 \text{ pF} \text{ minimum}$	$V_{CC} = 4.5 V$	9	All	1.0	9.5	ns
time, output		$R_L = 500\Omega$		10, 11		1.0	11.0	1
enable, OEY to	t _{PZL1}	See figure 4	$V_{CC} = 4.5 V$	9		1.0	10.5	1
Yn <u>5</u> /				10, 11		1.0	12.0	<u> </u>
Propagation delay	t _{PHZ1}		$V_{CC} = 4.5 V$	9	All	1.0	10.5	ns
time, output disable, OEY to				10, 11		1.0	12.0	1
Yn	t _{PLZ1}		$V_{CC} = 4.5 V$	9		1.0	8.5	1
<u>5</u> /				10, 11		1.0	10.0	<u> </u>
Propagation delay	t _{PZH2}		$V_{CC} = 4.5 V$	9	All	1.0	11.0	ns
time, output				10, 11		1.0	13.5	1
enable, DCLK to	t _{PZL2}		$V_{CC} = 4.5 V$	9		1.0	11.5	1
Dn <u>5</u> /				10, 11		1.0	14.0	1
Propagation delay	t _{PHZ2}		$V_{CC} = 4.5 V$	9	All	1.0	12.0	ns
time, output disable, DCLK to				10, 11		1.0	13.5	l
Dn	t _{PLZ2}		$V_{CC} = 4.5 V$	9		1.0	10.5	j
<u>5</u> /				10, 11		1.0	12.0	1

 $1/V_{OH}$ and V_{OL} tests will be tested at V_{CC} = 4.5 V. All other voltages are guaranteed, but not tested. Limits shown apply to operation at V_{CC} = 5.0 V ± 0.5 V. Transmission driving tests are performed at V_{CC} = 5.5 V with a 2 ms duration maximum.

- $\underline{2}$ / V_{IH} and V_{IL} tests are guaranteed by the V_{OH} and V_{OL} tests.
- $3/\Delta l_{CC}$ (max)/pin \leq 1.6 mA (preferred method), or Δl_{CC} /package \leq 1.6 mA x the number of input pins/package where Δl_{CC} (max)/data pin \leq 1.6 mA and ΔI_{CC} (max)/control pin \leq 3.0 mA (alternate method).
- 4/ Power dissipation capacitance (C_{PD}) determines both the dynamic power consumption (P_D) and the dynamic current consumption (I_S) . Where:

 $\mathsf{P}_\mathsf{D} = (\mathsf{C}_\mathsf{PD} + \mathsf{C}_\mathsf{L}) \; (\mathsf{V}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC}) \mathsf{f} + (\mathsf{I}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC}) + (\mathsf{n} \times \mathsf{d} \times \Delta \mathsf{I}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC})$ $I_{S} = (C_{PD} + C_{L}) V_{CC}f + I_{CC} + (n \ x \ d \ x \ \Delta I_{CC})$

For both P_D and I_S, n is number of device inputs at TTL levels; f is the frequency of the input signal; d is duty cycle of the input signal; and C_L is the external output load capacitance.

5/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	8

Device type	All	
Case outlines	K and L	3
Terminal number	Terminal symbol	Terminal symbo
1	ŌĒŶ	NC
2 3 4	DCLK	ŌEY
3	D0	DCLK
4	D1	D0
5	D2	D1
6 7	D3	D2
	D4	D3
8	D5	NC
9	D6	D4
10	D7	D5
11	SDI	D6
12	GND	D7
13	PCLK	SDI
14	SDO	GND
15	Y7	NC
16	Y6	PCLK
17	Y5	SDO
18	Y4	Y7
19	Y3	Y6
20	Y2	Y5
21	Y1	Y4
22	YO	NC
23	MODE	Y3
24	V _{cc}	Y2
25		Y1
26		YO
27		MODE
28		V _{cc}

NC = No connection

Terminal symbol	Description
D0 – D7	Data inputs
Y0 – Y7	Data outputs
OEY	Output enable input
MODE	Control input
SDI	Serial data input
DCLK	Diagnostics clock
PCLK	Pipeline register clock
SDO	Serial data output

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 9
	•		•

	Inp	uts			Outputs		Operation
SDI	MODE	DCLK	PCLK	SDO	Diagnostic register	Pipeline register	
Х	L	Ŷ	х	S7	S1 <s1 1,="" s0<sdi<="" td="" –=""><td>N/A</td><td>Serial shift; D7-D0 disabled</td></s1>	N/A	Serial shift; D7-D0 disabled
Х	L	Х	Ŷ	S7	N/A	P1 <d1< td=""><td>Normal load pipeline register</td></d1<>	Normal load pipeline register
L	Н	Ŷ	Х	L	S1 <y1< td=""><td>N/A</td><td>Load diagnostic register from Y; D1 disabled</td></y1<>	N/A	Load diagnostic register from Y; D1 disabled
X	Н	Х	↑	SDI	N/A	P1 <s1< td=""><td>Load pipeline register from diagnostic register</td></s1<>	Load pipeline register from diagnostic register
н	н	¢	Х	Н	Hold	N/A	Hold diagnostic register; D1 enabled


 $\begin{array}{l} \mathsf{H} = \mathsf{High voltage level} \\ \mathsf{L} = \mathsf{Low voltage level} \\ \uparrow = \mathsf{Low-to-high clock transition} \\ \mathsf{X} = \mathsf{Irrelevant} \end{array}$

FIGURE 2. Truth table.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	10




Downloaded from **Elcodis.com** electronic components distributor



Downloaded from $\underline{\text{Elcodis.com}}$ electronic components distributor





NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} , and t_{PHL} ; the preferred method is: $V_{TEST} = GND$ for (t_{PHZ} and t_{PZH}) and open for (t_{PLH} and t_{PHL}), the alternate method is: $V_{TEST} = Open$ for (t_{PHZ} , t_{PZH} , t_{PLH} , and t_{PHL}).
- 3. The t_{PZL} and t t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. C_L = 50 pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_L = 500\Omega$ or equivalent; $R_T = 50\Omega$ or equivalent.
- 6. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 7. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching wave	forms and test circu	i <u>it</u> – Continued.	
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 14
DSCC FORM 2234			

APR 97

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	15

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN}, C_{OUT}, C_{IN/OUT}, and C_{PD} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Test all applicable pins on 5 devices with zero failures.
- d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table as specified on figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1	1
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

 $\frac{1}{2}$ PDA applies to subgroups 1 and 7.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91609
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	16

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-91609
		REVISION LEVEL A	SHEET 17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-01-24

Approved sources of supply for SMD 5962-91609 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9160901MKA	0C7V7	54ACT818FMQB
5962-9160901MLA	0C7V7	54ACT818SDMQB
5962-9160901M3A	0C7V7	54ACT818LMQB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.