Monostable Multivibrator

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.

tset


thold

- $P_D = 415 \text{ mW typ/pkg}$ (No Load)
- $t_{pd} = 4.0$ ns typ Trigger Input to Q
- 2.0 ns typ Hi-Speed Input to Q
- **PW**_{Qmin} • Min Timing Pulse Width
- Max Timing Pulse Width **PWOmax** PWT
- Min Trigger Pulse Width • Min Hi-Speed PW_{HS}
- Trigger Pulse Width
- Enable Setup Time
- Enable Hold Time



ON Semiconductor

http://onsemi.com



- YY = Year
- WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10198L	CDIP-16	25 Units / Rail
MC10198P	PDIP-16	25 Units / Rail
MC10198FN	PLCC-20	46 Units / Rail

Downloaded from Elcodis.com electronic components distributor

10 ns typ¹

>10 ms typ


2.0 ns typ


3.0 ns typ

1.0 ns typ

1.0 ns typ

LOGIC DIAGRAM






Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

SE

TRUTH	TABLE
-------	-------

INF	DT	OUTPUT
E _{Pos}	E _{Neg}	
L	L	Triggers on both positive & negative input slopes
L	н	Triggers on positive input slope
н	L	Triggers on negative input slope
н	н	Trigger is disabled





PreconditionVIL min P1PreconditionVOH 2VIL min P1P1VoH 3P1PreconditionVIL min P1VoL 2P1PreconditionVIL min P1VOH 2VIL min P1VOL 2P1PreconditionVILA max VOLA 2VOHA 2VIL min P1VOHA 3P1PreconditionVIL min VOLA 3VOHA 3P3PreconditionP2 VOLA 3VOHA 3P2 P1VOHA 2VIH max P3VOHA 2VIH max P1VOHA 3VIH max VILA max VOLA 3VOHA 2VIH max VIH maxVOHA 2VIH max P1VOHA 3VIH max VIH max	Test P.U.T.		1	nditions				n Con
VOH 2 VIL min P1 VOH 3 VIL min P1 VOL 3 VIL min P1 VOL 2 Precondition VIL min VOH 2 VIL min P1 Precondition VIL min P1 VOH 2 VIL min P1 Precondition VIL min P2 VOHA 2 VIL min P2 VOHA 2 P2 Precondition VOHA 2 P2 P2 VOHA 3 P2 P3 Precondition VIH max P3 Precondition VOLA VOLA VOHA 2 VIH max P3 Precondition VOLA VILA max VOHA 2 VIL max P1 VOHA 3 VIH max P1 VOHA 3 VIH max P1 VOHA 3 VIH max VIH max VOHA 3 VIH max VIH max VOHA		5	10	13	15	Test P.U.T.	5	1
V _{OHA} 2 V _{OHA} 3 V _{IH max} P1 P1 V _{OLA} 3 V _{IH max} V _I	$\begin{array}{ccc} V_{OH} & 2 \\ V_{OH} & 3 \\ recondition \\ V_{OL} & 2 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & 2 \\ V_{OHA} & 3 \\ recondition \\ V_{OHA} & $		V _{IH max} V _{IH max}	P1 V _{IL min} P1 V _{IL min} P3 P2 P3 P2	VILA max VIHA min	$\begin{array}{c c} V_{OHA} & 2 \\ V_{OHA} & 3 \\ \hline Precondition \\ V_{OLA} & 2 \\ \hline Precondition \\ V_{OLA} & 2 \\ \hline V_{OLA} & 3 \\ \hline Precondition \\ V_{OLA} & 2 \\ \hline Precondition \\ V_{OLA} & 2 \\ \hline Precondition \\ V_{OLA} & 3 \\ \hline V_{OLA} & 2 \\ \hline Precondition \\ \hline V_{OLA} & 3 \\ \hline V_{OLA} & 2 \\ \hline Precondition \\ \hline V_{OLA} & 3 \\ \hline V_{OLA} & 2 \\ \hline Precondition \\ \hline V_{OLA} & 3 \\ \hline V_{OLA} & 2 \\ \hline \end{array}$	VIHA min VILA max	VIH VIL VIF VIF VIF
V _{OHA} 3 V _{IH max} P1 V _{OLA} 2 V _{IH max}	Precondition					Precondition		
			VIH max			VOLA 3 VOLA 2	VIH max	V _{IH} VIL
SENT					C	SED Y	-	

		Piı			
Test	P.U.T.	5	10	13	15
Precond	lition				
V _{OHA}	2		VIHA min	P1	
VOHA	3		V _{ILA max}	P1	
Preconc	lition				
V _{OLA}	3				V _{ILA max}
V _{OLA}	2				V _{IHA min}
Precond	lition				
VOLA	2			V _{IL min}	
V _{OLA}	3			V _{IL min}	
Precond	lition				
V _{OLA}	3			P2	
VOLA	2			P3	
Precond	lition				
V _{OLA}	3		V _{IH max}	P2	
V _{OLA}	2		V _{IH max}	P3	
Preconc	lition			.67	
V _{OLA}	3	V _{IHA min}	V _{IH max}	P1	
V _{OLA}	2	V _{ILA max}	V _{IH max}	P1	
Precond	lition				
V _{OLA}	3	V _{IH max}	V _{IHA min}	P1	
V _{OLA}	2	V _{IH max}	V _{ILA max}	P1	

ELECTRICAL CHARACTERISTICS

					Test Limits					
		Pin Under	-30	D°C		+25°C		+85	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	Ι _Ε	8		110		80	100		110	mAdc
Input Current	l _{inH}	5, 10 13 15		415 350 560			260 220 350		260 220 350	μAdc
	I _{inL}	5	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	V _{OH}	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	V _{OHA}	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load)								O		
Trigger Input	t _{T+Q+} t _{T–Q+}	3 3	2.5 2.5	6.5 6.5	2.5 2.5	4.0 4.0	5.5 5.5	2.5 2.5	6.5 6.5	ns
High Speed Trigger Input	t _{HS+Q+}	3	1.5	3.2	1.5	2.0	2.8	1.5	3.2	ns
Minimum Timing Pulse Width	PW_{Qmin}	3				10.0	~			ns
Maximum Timing Pulse Width	PW _{Qmax}	3				>10	•			ms
Min Trigger Pulse Width	PW _T	3				2.0				ns
Min Hi–Spd Trig Pulse Width	PW _{HS}	3				3.0				ns
Rise Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Fall Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Enable Setup Time	t _{setup} (E)	3				1.0				ns
Enable Hold Time	t _{hold} (E)	3				1.0				ns

1. The monostable is in the timing mode at the time of this test. 2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Ten	nperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	Current	Ι _Ε	8					6, 8	1, 4, 16
Input Current		l _{inH}	5, 10 13 15	5,10 13 15				6, 8 6, 8 6, 8	1, 4, 16 1, 4, 16 1, 4, 16
		I _{inL}	5		5			6, 8	1, 4, 16
Output Voltage	Logic 1	V _{OH}	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Output Voltage	Logic 0	V _{OL}	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Threshold Voltage	Logic 1	V _{OHA}	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Threshold Voltage	Logic 0	V _{OLA}	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Switching Times	(50 Ω Load)			+1.11V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Trigger Input		t _{T+Q+} t _{T–Q+}	3 3	10 5		13 13	3 3	6, 8 6, 8	1, 16, 4 1, 16, 4
High Speed Trigger Ir	nput	t _{HS+Q+}	3		\mathbf{P}	15	3	6, 8	1, 16, 4
Minimum Timing Pulse Width		PW _{Qmin}	3				Note 2.	6, 8	1, 16, 4
Maximum Timing Pulse Width		PW _{Qmax}	3				Note 3.	6, 8	1, 16, 4
Minimum Trigger Pulse Width		PWT	3			13	3	6, 8	1, 16, 4
Minimum Hi–Spd Trig Width	iger Pulse	PW _{HS}	3		r	15	3	6, 8	1, 16, 4
Rise Time	(20 to 80%)		3					6, 8	1, 16, 4
Fall Time	(20 to 80%)		3					6, 8	1, 16, 4
Enable Setup Time		t _{setup} (E)	3			5	3	6, 8	1, 16, 4
Enable Hold Time		t _{hold} (E)	3			5	3	6, 8	1, 16, 4

1. The monostable is in the timing mode at the time of this test.

2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.





APPLICATIONS INFORMATION

Circuit Operation:

1. PULSE WIDTH TIMING — The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with RExt. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to V_{EE} sets a constant timing current I_T. This current determines the discharge rate of the capacitor:

100

where

 $\Delta T =$ pulse width $\Delta V = 1.9 V$ change in capacitor voltage

Then: $I_T = C_{Ext} = \frac{\Delta V}{\Delta T}$

If $R_{Ext} + R_{Int}$ are in series to V_{EE} : $I_T = [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \Omega]$ $I_T = 1.6 V/(R_{Ext} + 284)$

The timing equation becomes: $\Delta T = C_{Ext} \frac{1.9 \text{ V}}{\text{lr}}$

 $\Delta T = [(C_{Ext})(1.9 \text{ V})] \div [1.6 \text{ V}/(R_{Ext} + 284)]$ $\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$

where $\Delta T = Sec$

 $R_{Ext} = Ohms$

CExt = Farads Figure 2 shows typical curves for pulse width versus CExt and R_{Ext} (total resistance includes R_{Int}). Any low leakage capacitor can be used and REXT can vary from 0 to 16 k-ohms.

PULSE WIDTH (μ s) 10





FIGURE 2 – TIMING PULSE WIDTH versus C_{Ext} and R_{Ext}

2. TRIGGERING — The \overline{E}_{pos} and \overline{E}_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.


The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance CExt. Figure 3 shows typical recovery time versus capacitance at $I_T = 5$ mA.




3. HI–SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high–speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:

- 1. Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- 2. The \overline{E} inputs should <u>not</u> be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- 3. For optimum temperature stability; 0.5 mA is the best timing current I_T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - a. The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current ($C_{Ext} = 13 \text{ pF}$) is shown in Figure 5.
- b. A control voltage can also be used to vary the pulse width using an additional resistor (Figure 6). The current $(I_T + I_C)$ is set by the voltage drop across $R_{Int} + R_{Ext}$. The control current IC modifies I_T and alters the pulse width. Current I_C should never force I_T to zero. R_C typically 1 k Ω




5. The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.






PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54	BSC	
Н	0.008	0.015	0.21	0.38	
Κ	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62	BSC	
М	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTHOLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54 BSC	
Н	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

SRNEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.