

INCH-POUND
MIL-M-38510/12J
22 February 2005
SUPERSEDING
MIL-M-38510/12H
16 December 2003

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

Inactive for new design as of September 07, 1995.

The requirement for acquiring the product herein shall consist of this specification sheet and MIL-PRF-38535.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, bipolar, TTL, monostable multivibrators microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.3).

1.2 Part or Identifying number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.

1.2.1 Device types. The device types are as follows:

Device type	Circuit
01	Single monostable multivibrator, with Schmitt trigger input
02	Single retriggerable monostable multivibrator with clear
03	Dual retriggerable monostable multivibrator with clear
04	One shot multivibrator
05	Dual one shot multivibrator
06	Single monostable multivibrator, with Schmitt trigger input <u>1/</u>

1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outline. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
A <u>2/</u>	GDFP5-F14 or CDFP6-F14	14	Flat pack
B <u>2/</u>	GDFP4-14	14	Flat pack
C	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
E	GDIP1-T16 or CDIP2-T16	16	Dual in line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack

1/ For device type 06, the  $t_{p(OUT)1}$  maximum test limit under TABLE I and TABLE III is 168 ns at -55°C, 125°C.  
2/ Inactive package case outline. Acceptable only for use in equipment designed or redesigned on or before 29 November 1986.

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, 3990 East Broad St., Columbus, OH 43218-3990, or email [bipolar@dsccl.dla.mil](mailto:bipolar@dsccl.dla.mil). Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <http://assist.daps.dla.mil>.

1.3 Absolute maximum ratings.

Supply voltage range .....	-0.5 V dc to +7.0 V dc
Input voltage range .....	-1.5 V dc at -12 mA to +5.5 V dc
Storage temperature range .....	-65°C to +150°C
Maximum power dissipation ( $P_D$ ) per multivibrator:	
Device types 01 and 06 .....	200 mW <u>3/</u>
Device type 02 .....	170 mW <u>3/</u>
Device type 03 .....	190 mW <u>3/</u>
Device type 04 .....	138 mW <u>3/</u>
Device type 05 .....	143 mW <u>3/</u>
Lead temperature (soldering, 10 seconds) .....	+300°C.
Junction temperature ( $T_J$ ) .....	+175°C <u>4/</u>
Thermal resistance, junction-to-case ( $\Theta_{JC}$ ):	
Cases A, B, C, D, E, and F .....	See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage ( $V_{CC}$ ) .....	4.5 V dc minimum to 5.5 V dc maximum
Minimum high-level input voltage ( $V_{IH}$ ) .....	2.4 V dc
Maximum low-level input voltage ( $V_{IL}$ ) .....	0.4 V dc
Normalized fanout (each output) :	
Device types 01 and 06 .....	10 maximum <u>5/</u>
Device types 02 and 03 (low level logic) .....	10 maximum <u>5/</u>
Device types 02 and 03 (high level logic) .....	20 maximum <u>5/</u>
Device type 04 (low level logic) .....	6 maximum <u>5/</u>
Device type 04 (high level logic) .....	12 maximum <u>5/</u>
Device type 05 (low level logic) .....	8 maximum <u>5/</u>
Device type 05 (high level logic) .....	16 maximum <u>5/</u>
Input pulse rise/fall time, device types 01 and 06:	
Schmitt input (B) .....	1 V/s maximum
Positive gains threshold voltage ( $V_{T+}$ ) .....	2.0 V maximum
Negative gains threshold voltage ( $V_{T-}$ ) .....	0.8 V maximum
Logic inputs (A1, A2) .....	1 V/ $\mu$ s maximum
Input data setup time ( $t_{SETUP}$ ):	
Device types 01 and 06 .....	60 ns minimum
Device types 02, 03, 04, and 05 .....	40 ns minimum
Input data hold time ( $t_{HOLD}$ ):	
Device types 01 and 06 .....	0 ns minimum
Device types 02, 03, 04, and 05 .....	40 ns minimum
External timing resistance:	
Device types 01 and 06 .....	30 k $\Omega$ maximum
Device types 02, 03, 04 and 05 .....	5 k $\Omega$ minimum to 25 k $\Omega$ maximum
Case operating temperature range ( $T_C$ ) .....	-55°C to +125°C

3/ Must withstand the added  $P_D$  due to short circuit test (e.g.,  $I_{OS}$ ).

4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with MIL-PRF-38535.

5/ The device shall fanout in both high and low levels to the specified number of data inputs of the same device type as that being tested.

## 2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

### 2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein the text of this document shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Logic diagrams and terminal connections. The logic diagram and terminal connections shall be as specified on figure 1.

3.3.2 Truth tables. The truth tables shall be as specified on figure 2.

3.3.3 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.4 Case outlines. The case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
High-level output voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA	01, 06	2.4		V
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.8 mA	02, 03 <u>1/</u>	2.4		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.72 mA	04	2.4		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.96 mA	05	2.4		
Low-level output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 16 mA	01, 02, <u>1/</u> 03, 06		0.4	V
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 10 mA	04		0.4	
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 10 mA	05		0.4	
Input clamp voltage	V <sub>IC</sub>	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -12 mA, T <sub>C</sub> = +25°C	All		-1.5	V
Low-level input current at A1 or A2	I <sub>IL1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	01, 06	-0.7	-1.6	mA
Low-level input current at B	I <sub>IL2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	01, 06	-1.4	-3.2	mA
Low level input current at data inputs	I <sub>IL1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	02, 03	-0.7	-1.6	mA
Low level input current at clear input	I <sub>IL2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	02, 03	-1.4	-3.2	mA
Low level input current at data inputs	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	04	-0.7	-1.6	mA
Low level input current at data and clear inputs	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	05	-0.7	-1.6	mA
High level input current at A1 or A2	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	01, 06		40	μA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	
High level input current at B	I <sub>IH3</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	01, 06		80	μA
	I <sub>IH4</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			200	
High level input current at data input	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	02, 03		40	μA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	
High level input current at clear input	I <sub>IH3</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	02, 03		80	μA
	I <sub>IH4</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			200	
High level input current at data inputs	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	04		40	μA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	
High level input current at data and clear inputs	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.4 V	05		40	μA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
Short circuit output current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V <u>1/ 2/</u>	01, 06	-20	-55	mA
			02, 03	-10	-40	
			04	-10	-40	
			05	-10	-40	
Supply current (quiescent)	I <sub>CC1</sub>	V <sub>CC</sub> = 5.5 V <u>3/</u>	01, 06		25	mA
			02		28	
			03		66	
			04		25	
			05		52	
Supply current (triggered)	I <sub>CC2</sub>	V <sub>CC</sub> = 5.5 V <u>4/</u>	01, 06		40	mA
			02		28	
			03		66	
Propagation delay time to high level (B input to Q output)	t <sub>PLH1</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 80 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, figure 4 (device type 01)	01, 06	15	75	ns
Propagation delay time to low level (B input to $\bar{Q}$ output)	t <sub>PHL1</sub>		01, 06	20	87	ns
Propagation delay time to high level (A <sub>1</sub> or A <sub>2</sub> inputs to Q output)	t <sub>PLH2</sub>		01, 06	25	93	ns
Propagation delay time to high level (A <sub>1</sub> or A <sub>2</sub> inputs to $\bar{Q}$ output)	t <sub>PHL2</sub>		01, 06	30	106	ns
Pulse width obtained with internal timing resistor	t <sub>P(OUT)1</sub>		V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 80 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, R <sub>X</sub> = open (figure 5), pin 9 connected to V <sub>CC</sub>	01	70	150
	t <sub>P(OUT)1</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 80 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, R <sub>X</sub> = open (figure 5), pin 9 connected to V <sub>CC</sub>	06	70	168	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics – continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
Pulse width obtained with internal timing resistor	t <sub>P(OUT)2</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 15 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, R <sub>X</sub> = open, pin 9 connected to V <sub>CC</sub> , see figure 5	01, 06	20	50	ms
Pulse width obtained with external timing resistor	t <sub>P(OUT)3</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 100 pF ±10%, R <sub>X</sub> = 10 kΩ ±5%, pin 9 open, figure 5	01, 06	600	825	ns
	t <sub>P(OUT)4</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>X</sub> = 10 kΩ ±5%, pin 9 open, figure 5		5.5	8	
Propagation delay time to high level (A <sub>1</sub> or A <sub>2</sub> inputs to Q output)	t <sub>PLH1</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>X</sub> = 10 kΩ ±5%,	02, 03	7	48	ns
Propagation delay time to high level (B <sub>1</sub> or B <sub>2</sub> inputs to Q output)	t <sub>PLH2</sub>	R <sub>L</sub> = 390 Ω ±5%, figure 6 (device type 02), figure 7 (device type 03)	02, 03	7	41	ns
Propagation delay time to low level (A <sub>1</sub> or A <sub>2</sub> inputs to $\bar{Q}$ output)	t <sub>PHL1</sub>		02, 03	7	56	ns
Propagation delay time to low level (B <sub>1</sub> or B <sub>2</sub> inputs to $\bar{Q}$ output)	t <sub>PHL2</sub>		02, 03	7	51	ns
Propagation delay time to low level (clear input to Q output)	t <sub>PHL3</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>X</sub> = 10 kΩ ±5%,	02,03	7	39	ns
Propagation delay time to high level (clear input to $\bar{Q}$ output)	t <sub>PLH3</sub>	R <sub>L</sub> = 390 Ω ±5%, figure 6 (device type 02), figure 7 (device type 03)	02,03	7	56	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics – continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
Minimum pulse width of Q output pulse	t <sub>W(MIN)</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%,  C <sub>X</sub> = 0, R <sub>X</sub> = 5 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 6 (device type 02), figure 7 (device type 03)	02,03		75	ns
		V <sub>CC</sub> = 5.0 V, <u>5/</u> C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 15 pF, R <sub>X</sub> = 5 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 6 (device type 02), figure 7 (device type 03)	02,03		105	
Width of Q output pulse	t <sub>W</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>X</sub> = 10 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 6 (device type 02), figure 7 (device type 03)	02,03	2.60	4.15	μs
Propagation delay time to high level  (A <sub>1</sub> or A <sub>2</sub> inputs to Q output)	t <sub>PLH1</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = open, R <sub>X</sub> = 5 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 8 (device type 04)	04	7	48	ns
Propagation delay time to high level  (B <sub>1</sub> or B <sub>2</sub> inputs to Q output)	t <sub>PLH2</sub>		04	7	41	ns
Propagation delay time to high level  (A <sub>1</sub> or A <sub>2</sub> inputs to $\bar{Q}$ output)	t <sub>PHL1</sub>		04	7	56	ns
Propagation delay time to high level  (B <sub>1</sub> or B <sub>2</sub> inputs to $\bar{Q}$ output)	t <sub>PHL2</sub>		04	7	51	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics – continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
Minimum pulse width of Q output pulse	t <sub>W(MIN)</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 0, R <sub>X</sub> = 5 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 8 (device type 04)	04	25	95	ns
		V <sub>CC</sub> = 5.0 V, <u>5/</u> C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 15 pF max, R <sub>X</sub> = 5 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 8 (device type 04)		25	125	
Width of Q output pulse	t <sub>W</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, R <sub>X</sub> = 10 kΩ ±5%, figure 8 (device type 04)	04	2.60	4.10	μs
Propagation delay time to high level (A input to Q output)	t <sub>PLH1</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = open, R <sub>X</sub> = 10 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 9 (device type 05)	05	7	54	ns
Propagation delay time to high level (B input to Q output)	t <sub>PLH2</sub>		05	7	51	ns
Propagation delay time to low level (A input to Q output)	t <sub>PHL1</sub>		05	7	61	ns
Propagation delay time to low level (B input to Q output)	t <sub>PHL2</sub>		05	7	58	ns
Propagation delay time to low level (clear input to Q output)	t <sub>PHL3</sub>		05	7	39	ns
Propagation delay time to high level (clear input to Q output)	t <sub>PLH3</sub>		05	7	56	ns

See footnote at end of table.



TABLE I. Electrical performance characteristics – continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Limits		Units
				Min	Max	
Minimum pulse width of Q output pulse	t <sub>W(MIN)</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 0, R <sub>X</sub> = 10 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 9 (device type 05)	05	35	108	ns
		V <sub>CC</sub> = 5.0 V, <u>5/</u> C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 15 pF max, R <sub>X</sub> = 10 kΩ ±5%, R <sub>L</sub> = 390 Ω ±5%, figure 9 (device type 05)	05	35	140	
Width of Q output pulse	t <sub>W</sub>	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF ±10%, C <sub>X</sub> = 1,000 pF ±10%, R <sub>L</sub> = 390 Ω ±5%, R <sub>X</sub> = 10 kΩ ±5%, figure 9 (device type 05)	05	2.60	3.91	s

- 1/ Ground C<sub>X</sub> to measure V<sub>OH</sub> at Q, V<sub>OL</sub> at  $\bar{Q}$ , or I<sub>OS</sub> at Q. C<sub>X</sub> is open to measure V<sub>OH</sub> at  $\bar{Q}$ , V<sub>OL</sub> at Q, or I<sub>OS</sub> at  $\bar{Q}$ . (Device types 02 and 03).
- 2/ Not more than one output should be shorted at a time.
- 3/ For device types 02 and 03: I<sub>CC</sub> is measured (after clearing) with 2.4 V applied to all clear and A inputs, B inputs grounded, all outputs open, C<sub>X</sub> = 0.02 μF and R<sub>X</sub> = 25 kΩ. R<sub>I</sub> of device type 02 is open.
- 4/ For device types 02 and 03: I<sub>CC</sub> is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open, C<sub>X</sub> = 0.02 μF and R<sub>X</sub> = 25 kΩ. R<sub>I</sub> of device type 02 is open.
- 5/ 15 pF load is for automatic test equipment only, which includes probe and jig capacitance.

3.6 Electrical test requirements. Electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.8 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.9 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 3 (see MIL-PRF-38535, appendix A).

TABLE II. Electrical test requirements.

MIL-PRF-38535 test requirements	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11
Group B electrical test parameters when using the method 5005 QCI option	1,2,3, 9,10,11	N/A
Group C end-point electrical parameters	1,2,3, 9,10,11	1, 2, 3
Group D end-point electrical parameters	1, 2, 3	1, 2, 3

\*PDA applies to subgroup 1.

#### 4. VERIFICATION.


4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.


DEVICE TYPES 01 AND 06  
CASES A, B, C, AND D




NOTES (Device types 01 and 06):

1. The use internal timing resistor ( $2\text{ k}\Omega$  nominal) connect pin 9 ( $R_i$ ) to pin 14 ( $V_{CC}$ ).
2. To obtain a variable pulse width, connect external variable resistor between pins 9 ( $R_i$ ) and 14 ( $V_{CC}$ ). No external current limiting is required.
3. External timing capacitor may be connected between pins 10 (positive) ( $C_X$ ) and 11 ( $R_X / C_X$ ).

DEVICE TYPE 02  
CASES A, B, C, AND D




DEVICE TYPE 03  
CASES E AND F



NOTE (device types 02 and 03):

An external timing capacitor may be connected between  $C_X$  and  $R_X / C_X$  (positive).

Figure 1. Logic diagrams and terminal connections (top view).



NOTE (device types 04 and 05):

An external timing capacitor ( $C_x$ ) and an external timing resistor ( $R_x$ ) are required between  $C_{ext}$  and  $R_{ext} / C_{ext}$  to determine output pulse duration and accuracy.

Figure 1. Logic diagrams and terminal connections (top views) – Continued.

DEVICE TYPES 01 and 06				
INPUTS			OUTPUTS	
A1	A2	B	Q	$\bar{Q}$
H	H	X	L	H
X	L	↓	L	H
L	X	↓	L	H
L	X	↑	□	⊔
X	L	↑	□	⊔
H	↓	H	□	⊔
↓	H	H	□	⊔
↓	↓	H	□	⊔
X	↑	L	L	H
↑	X	L	L	H
H	↑	H	L	H
↑	H	H	L	H
↑	↑	H	L	H

DEVICE TYPE 02						
INPUTS					OUTPUTS	
Clear	A1	A2	B1	B2	Q	$\bar{Q}$
L	X	X	X	X	L	H
X	H	H	X	X	L	H
X	X	X	L	X	L	H
X	X	X	X	L	L	H
X	L	X	H	H	L	H
H	L	X	↑	H	□	⊔
H	L	X	H	↑	□	⊔
H	X	L	H	H	L	H
H	X	L	↑	H	□	⊔
H	X	L	H	↑	□	⊔
H	H	↓	H	H	□	⊔
H	↓	↓	H	H	□	⊔
H	↓	H	H	H	□	⊔

DEVICE TYPE 03				
INPUTS			OUTPUTS	
Clear	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	□	⊔
H	↑	H	□	⊔
↑	L	H	□	⊔

## NOTE:

H = High level (steady state), L = low level (steady state), ↑ = transition from low to high level,  
 ↓ = transition from high to low level, □ = one high level pulse, ⊔ = one low level pulse,  
 X = irrelevant (any input, including transitions).

FIGURE 2. Truth tables.

DEVICE TYPE 04					
INPUTS				OUTPUTS	
A <sub>1</sub>	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>	Q	$\bar{Q}$
H	H	X	X	L	H
X	X	L	X	L	H
X	X	X	L	L	H
L	X	H	H	L	H
L	X	↑	H	▭	▮
L	X	H	↑	▭	▮
X	L	H	H	L	H
X	L	↑	H	▭	▮
X	L	H	↑	▭	▮
H	↓	H	H	▭	▮
↓	↓	H	H	▭	▮
↓	H	H	H	▭	▮

DEVICE TYPE 05				
INPUTS			OUTPUTS	
CLEAR	A	B	Q	$\bar{Q}$
L	X	X	L	H
H	H	↑	▭	▮
H	↑	L	▭	▮

## NOTE:

H = High level (steady state), L = low level (steady state), ↑ = transition from low to high level,  
 ↓ = transition from high to low level, ▭ = one high level pulse, ▮ = one low level pulse,  
 X = irrelevant (any input, including transitions).

FIGURE 2. Truth tables – Continued.

## Description of device types 01, 02, and 06

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. Device types 01, 02 and 06 have an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired. Applications requiring more precise pulse widths and not requiring the clear feature can best be satisfied with device types 01 and 06.

The output pulse is primarily a function of the external capacitor and resistor.


For  $C_X > 1,000$  pF, the output pulse width ( $t_W$ ) is defined as:

$$t_W \text{ (device type 01)} = R_X C_X \ln 2$$

$$t_W \text{ (device type 02)} = 0.32 R_X C_X (1 + (0.7/R_X))$$

where  $R_X$  is in  $k\Omega$  (either internal or external timing resistor)  
 $C_X$  is in pF  
 $t_W$  is in ns


For pulse widths when  $C_X \leq 1,000$  pF, the following circuit for timing component connections is recommended.



These circuits are fully compatible with most TTL or DTL families. Inputs are diode-clamped to minimize reflections due to transmission-line effects, which simplifies design. Typical power dissipation per one shot is 115 milliwatts; typical average propagation delay time to the Q output is 21 nanoseconds.

FIGURE 3. Device descriptions.

Description of device types 01 and 06 –Continued.



NOTE: See 1.4 for maximum external timing resistance values.

FIGURE 3. Device descriptions – Continued.



B. Description of device types 01 and 06 –Continued.





FIGURE 3. Device descriptions – Continued.

Description of device types 02 and 03




These values of resistance exceed the maximums recommended for use over the full temperature range.

FIGURE 3. Device descriptions – Continued.

## Description of device types 02 and 03

To prevent reverse voltage across  $C_X$ , it is recommended that the following circuit be employed when using electrolytic capacitors and in applications utilizing the clear functions.

This circuit is also recommended for  $C_X > 1,000$  pF.



In all applications using the diode, the pulse width is:

$$t_W = 0.28 R_X C_X (1 + (0.7/R_X))$$


where  $R_X$  is in  $k\Omega$   
 $C_X$  is in pF  
 $t_W$  is in ns

FIGURE 3. Device descriptions – Continued.

## Description of device types 02 and 03

These monolithic TTL retriggerable monostable multivibrators feature d-c triggering from gated low-level-active (A) and high-level-active (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Waveforms below illustrates triggering the one-shot with the high-level-active (B) inputs.



NOTE: Retrigger pulse must not start before  $0.22 C_X$  (in picofarads) nanoseconds after previous trigger pulse.

FIGURE 3. Device descriptions – Continued.

## Description of device type 04

These retriggerable monostables multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. It is designed to allow a choice of triggering either the leading or trailing edge of the pulse, thus providing the system designer with complete flexibility in controlling the pulse width.

The output pulse width is primarily a function of the external capacitor and external resistor.

For  $C_X \geq 1,000$  pF, the output pulse width ( $t_W$ ) is defined as:

$$t_W = 0.32 R_X C_X (1 + (0.7/R_X))$$


where  $R_X$  is in  $k\Omega$  (see note 3)

$C_X$  is in pF (see note 2)

$t_W$  is in ns

For pulse widths when  $C_X < 1,000$  pF, the following circuit for timing component connections is recommended.


Circuit A. This circuit is for use with low leakage electrolytic capacitors. This configuration can be used predictability only if the forward capacitor leakage at 5.0 volts is less than  $3 \mu A$ , and the reverse capacitor leakage at 1.0 volt is less than  $5 \mu A$  over the operational temperature range, and note 1 below is satisfied.



Circuit B. This circuit is for use with high reverse leakage current electrolytic capacitors. The diode in this configuration prevents high reverse leakage currents through the capacitor by preventing a reverse voltage across the capacitor.

$$t_W \approx 0.3 R_X$$

Any silicon switching diode such as 1N3064, etc.



$R < 0.6 R_X$  (maximum) (see recommended operating conditions for  $R_X$  maximum).

FIGURE 3. Device descriptions – Continued.

## Description of device type 04 - Continued


Circuit C. This circuit is used to obtain extended pulse width. This configuration obtains extended pulse widths, because of the larger timing resistor allowed by Beta multiplication. Electrolytics with high ( $> 5 \mu\text{A}$ ) reverse leakage currents can be used.

$R < R_X (0.7) (h_{FE}Q_1)$  or  $< 2.5 \text{ M}\Omega$  whichever is lesser.

$R_X (\text{minimum}) < R_Y < (\text{maximum})$  ( $5 \leq R_Y \leq 10 \text{ k}\Omega$  is recommended).

Q1: NPN silicon transistor with  $h_{FE}$  requirements of above equations, such as 2N5961 or 2N5962.

$t_W \approx 0.3 RC_X$ .



## NOTES:

1.  $C_X$  may vary from 0 to any necessary value available. If however, the capacitor has leakage approaching  $3.0 \mu\text{A}$  or if stray capacitance from either terminal to ground is more than  $50 \text{ pF}$ , the timing equations may not represent the pulse width obtained.
2. Configuration B and C are not recommended with retriggerable operation.
3.  $R_X$  may vary from  $5.0$  to  $25 \text{ k}\Omega$

FIGURE 3. Device descriptions – Continued.

Description of device type 04





FIGURE 3. Device descriptions – Continued.

## Description of device types 04 and 05

These monolithic TTL retriggerable monostable multivibrators feature d-c triggering from gated low-level-active (A) and high-level-active (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. For device type 05, the overriding clear permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Waveforms below illustrates triggering the one-shot with the high-level-active (B) inputs.

TYPICAL INPUT / OUTPUT PULSES

NOTE: Retrigger pulse must not start before 0.3  $C_X$  nanoseconds after previous trigger pulse.

FIGURE 3. Device descriptions – Continued.



## Description of device type 05

This dual retriggerable, resettable monostables multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. It is designed to allow a choice of triggering either the leading or trailing edge of the pulse, thus providing the system designer with complete flexibility in controlling the pulse width.

The output pulse width is primarily a function of the external capacitor and external resistor.

For  $C_X \geq 1,000$  pF, the output pulse width ( $t_W$ ) is defined as:

$$t_W = 0.31 R_X C_X (1 + (1/R_X))$$


where  $R_X$  is in  $k\Omega$  (see note 3)

$C_X$  is in pF (see note 2)

$t_W$  is in ns

For pulse widths when  $C_X < 1,000$  pF, the following circuit for timing component connections is recommended.


Circuit A. This circuit is for use with low leakage electrolytic capacitors. This configuration can be used predictability only if the forward capacitor leakage at 5.0 volts is less than  $3 \mu A$ , and the reverse capacitor leakage at 1.0 volt is less than  $5 \mu A$  over the operational temperature range, and note 1 below is satisfied.



Circuit B. This circuit is for use with high reverse leakage current electrolytic capacitors. The diode in this configuration prevents high reverse leakage currents through the capacitor by preventing a reverse voltage across the capacitor.

$$t_W = 0.3 R_X$$

Any silicon switching diode such as 1N3064, etc.



$R < 0.6 R_X$  (maximum) (see recommended operating conditions for  $R_X$  maximum).

FIGURE 3. Device descriptions – Continued.

## Description of device type 05 - Continued


Circuit C. This circuit is used to obtain extended pulse widths. This configuration obtains extended pulse widths, because of the larger timing resistor allowed by Beta multiplication. Electrolytics with high inverse leakage currents can be used.

$R < R_X (0.7) (h_{FE}Q1)$  or  $< 2.5 \text{ M}\Omega$  whichever is lesser.

$R_X (\text{minimum}) < R_Y < (\text{maximum})$  ( $5 \leq R_Y \leq 10 \text{ k}\Omega$  is recommended).

Q1: NPN silicon transistor with  $h_{FE}$  requirements of above equations, such as 2N5961 or 2N5962.

$t_W \approx 0.3 RC_X$ .



## NOTES:

1.  $C_X$  may vary from 0 to any necessary value available. If however, the capacitor has leakage approaching  $3.0 \mu\text{A}$  or if stray capacitance from either terminal to ground is more than  $50 \text{ pF}$ , the timing equations may not represent the pulse width obtained.
2. Configuration B and C are not recommended with retriggerable operation.
3.  $R_X$  may vary from  $5.0$  to  $25 \text{ k}\Omega$

FIGURE 3. Device descriptions – Continued.

Description of device type 05

OUTPUT PULSE WIDTH VERSUS TIMING RESISTANCE AND CAPACITANCE







FIGURE 3. Device descriptions – Continued.



## NOTES:

1. The pulse generator has the following characteristics:  $V_{gen} = 3.0 \text{ V}$ ,  $t_{THL} \leq 10 \text{ ns}$ ,  $t_{TLH} < 10 \text{ ns}$ ,  $t_{SETUP} = 60 \text{ ns}$ ,  $PRR \leq 1 \text{ MHz}$ , and  $Z_{OUT} \approx 50 \Omega$ .
2. All diodes are 1N3064 or equivalent.
3.  $C_L = 50 \text{ pF}$  minimum including probe and jig capacitance.
4.  $R_L = 390 \Omega \pm 5 \%$ .
5.  $V_{CC} = 5.0 \text{ V}$  minimum.
6. See table III for  $R_X$  and  $C_X$  values.

FIGURE 4. Switching test circuit for  $t_{PHL}$  and  $t_{PLH}$  of device types 01 and 06.




NOTES:

1. The pulse generator has the following characteristics:  $V_{gen} = 3.0 \text{ V}$ ,  $t_{THL} \leq 10 \text{ ns}$ ,  $t_{TLH} < 10 \text{ ns}$ ,  $t_{SETUP} = 60 \text{ ns}$ ,  $Z_{OUT} \approx 50 \Omega$ , and PRR is as follows:

TEST	PRR
$t_{p(out) 1}$ and $t_{p(out) 2}$	1 MHz
$t_{p(out) 3}$	500 kHz
$t_{p(out) 4}$	20 kHz

2.  $V_{CC} = 5.0 \text{ V}$  minimum,  $R_L = 390 \Omega \pm 5 \%$ ,  $C_L = 50 \text{ pF}$  minimum including probe and jig capacitance.
3. See table III for  $R_X$  and  $C_X$  values.
4. All diodes are 1N3064 or equivalent.


FIGURE 5. Switching test circuit for  $t_{SETUP}$  and  $t_{p(out)}$  of device types 01 and 06.



## NOTES:


1. Unless otherwise specified in the notes with individual waveforms, all pulse generators shall have the following characteristics:  $t_{TLH} \leq 10 \text{ ns}$ ,  $t_{THL} < 10 \text{ ns}$ ,  $V_{IH} = 3.0 \text{ V}$  minimum,  $V_{IL} = 0 \text{ V}$  and  $Z_{OUT} \approx 50 \Omega$ .
2.  $C_L = 50 \text{ pF}$  minimum including probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4.  $R_L = 390 \Omega \pm 5 \%$ .
5. See table III for  $R_X$  and  $C_X$  values.

FIGURE 6. Switching test circuit and waveforms for device type 02.

A<sub>1</sub> INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH1}$ ,  $t_{PHL1}$ ) ( $t_w$  min)

## NOTES:


1. A<sub>1</sub> input characteristics: PRR  $\leq$  1 MHz,  $t_{SETUP}$  = 40 ns.
2. A<sub>2</sub>, B<sub>1</sub>, B<sub>2</sub>, and clear = 5.0 V.

B<sub>1</sub> INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH2}$ ,  $t_{PHL2}$ ) ( $t_w$ )

## NOTES:

1. B<sub>1</sub> input characteristics: PRR  $\leq$  1 MHz,  $t_{SETUP}$  = 40 ns,  $t_{HOLD}$  = 40 ns.
2. A<sub>1</sub>, A<sub>2</sub> = GND, B<sub>2</sub>, clear = 5.0 V.

FIGURE 6. Switching test circuit and waveforms for device type 02 – Continued.


CLEAR to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH3}$  and  $t_{PHL3}$ )

## NOTES:

1. A<sub>1</sub> input characteristics: PRR  $\leq$  1 MHz,  $t_{SETUP}$  = 40 ns.
2. Clear input characteristics: PRR  $\leq$  1 MHz,  $t_{SETUP}$  = 100 ns.
3. A<sub>2</sub>, B<sub>1</sub>, B<sub>2</sub> = 5.0 V.

FIGURE 6. Switching test circuit and waveforms for device type 02 – Continued.






## NOTES:

1. Unless otherwise specified in the notes with individual waveforms, all pulse generators shall have the following characteristics:  $t_{LH} \leq 10$  ns,  $t_{HL} \leq 10$  ns,  $V_{IH} = 3.0$  V minimum,  $V_{IL} = 0$  V and  $Z_{OUT} \approx 50 \Omega$ .
2.  $C_L = 50$  pF minimum including probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4.  $R_L = 390 \Omega \pm 5\%$ .
5. See table III for  $R_X$  and  $C_X$  values.

FIGURE 7. Switching test circuit and waveforms for device type 03.


A INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH1}$ ,  $t_{PHL1}$ ) ( $t_w$  min)



NOTES:

1. A input characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $t_{SETUP} = 40 \text{ ns}$ .
2. B and clear = 5.0 V.


B INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH2}$ ,  $t_{PHL2}$ ) ( $t_w$ )



NOTES:

1. B input characteristics:  $PRR \leq 285 \text{ kHz}$ ,  $t_{SETUP} = 40 \text{ ns}$ ,  $t_{HOLD} = 40 \text{ ns}$ .
2. A = GND, clear = 5.0 V.


FIGURE 7. Switching test circuit and waveforms for device type 03 – Continued.

CLEAR to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH3}$  and  $t_{PHL3}$ )

## NOTES:

1. A<sub>1</sub> input characteristics: PRR  $\leq$  285 kHz,  $t_{SETUP}$  = 40 ns.
2. Clear input characteristics: PRR  $\leq$  285 kHz,  $t_{SETUP}$  = 100 ns.
3. B = 5.0 V.

FIGURE 7. Switching test circuit and waveforms for device type 03 – Continued.




## NOTES:

1. Unless otherwise specified in the notes with individual waveforms, all pulse generators shall have the following characteristics:  $t_{TLH} \leq 10 \text{ ns}$ ,  $t_{THL} < 10 \text{ ns}$ ,  $V_{IH} = 3.0 \text{ V}$  minimum,  $V_{IL} = 0 \text{ V}$  and  $Z_{OUT} \approx 50 \Omega$ .
2.  $C_L = 50 \text{ pF}$  minimum including probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4.  $R_L = 390 \Omega \pm 5 \%$ .
5. See table III for  $R_X$  and  $C_X$  values.

FIGURE 8. Switching test circuit and waveforms for device type 04.


A1 INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH1}$ ,  $t_{PHL1}$ ) ( $t_W$ ) ( $t_W$  min)



NOTES:

1. A<sub>1</sub> input characteristics: PRR ≤ 1 MHz, t<sub>SETUP</sub> = 40 ns.
2. A<sub>2</sub>, B<sub>1</sub>, and B<sub>2</sub> = 5.0 V.
3. t<sub>W</sub> and t<sub>W</sub> (min)


B<sub>1</sub> INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH2}$ ,  $t_{PHL2}$ )



NOTES:

1. B<sub>1</sub> input characteristics: PRR ≤ 1 MHz, t<sub>SETUP</sub> = 40 ns, t<sub>HOLD</sub> = 40 ns.
2. A<sub>1</sub>, A<sub>2</sub> = GND, B<sub>2</sub> = 5.0 V.

FIGURE 8. Switching test circuit and waveforms for device type 04 – Continued.




## NOTES:

1. Unless otherwise specified in the notes with individual waveforms, all pulse generators shall have the following characteristics:  $t_{TLH} \leq 10$  ns,  $t_{THL} < 10$  ns,  $V_{IH} = 3.0$  V minimum,  $V_{IL} = 0$  V and  $Z_{OUT} \approx 50 \Omega$ .
2.  $C_L = 50$  pF minimum including probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4.  $R_L = 390 \Omega \pm 5\%$ .
5. See table III for  $R_X$  and  $C_X$  values.

FIGURE 9. Switching test circuit and waveforms for device type 05.


A INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH1}$ ,  $t_{PHL1}$ ) ( $t_W$ ) ( $t_W$  min)



NOTES:

1. A input characteristics:  $PRR \leq 1$  MHz,  $t_{SETUP} = 40$  ns.
2. B = GND, and clear = 5.0 V.
3.  $t_W$  and  $t_W$  (min)


B INPUT to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH2}$ ,  $t_{PHL2}$ )



NOTES:

1. B input characteristics:  $PRR \leq 1$  MHz,  $t_{SETUP} = 40$  ns,  $t_{HOLD} = 40$  ns.
2. A and clear = 5.0 V.

FIGURE 9. Switching test circuit and waveforms for device type 05 – Continued.

CLEAR to Q and  $\bar{Q}$  OUTPUTS ( $t_{PLH3}$  and  $t_{PHL3}$ )

## NOTES:

1. A input characteristics:  $PRR \leq 1$  MHz,  $t_{SETUP} = 40$  ns.
2. Clear input characteristics:  $PRR \leq 1$  MHz,  $t_{SETUP} = 40$  ns.
3. B = GND

FIGURE 9. Switching test circuit and waveforms for device type 05 – Continued.



TABLE III. Group A inspection for device types 01 and 06.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit	
				$\bar{Q}$	NC	A <sub>1</sub>	A <sub>2</sub>	B	Q	GND	NC	R <sub>1</sub>	C <sub>X</sub>	R <sub>X</sub> C <sub>X</sub>	NC	NC	V <sub>CC</sub>		Min	Max		
1 T <sub>C</sub> = +25°C	V <sub>OL</sub>	3007 1/ 3007	1			0.8 V	0.8 V	0.8 V	16 mA	GND		4.5 V					4.5 V	Q		0.4	V	
			2	16 mA		"	2.0 V	"	"	"	"	GND	GND					"	$\bar{Q}$		0.4	"
	V <sub>OH</sub>	3006 1/ "	3	-4 mA		"	0.8 V	"	"	"	"	4.5 V						"	$\bar{Q}$	2.4		"
			4			"	2.0 V	"	-4 mA	"	"	GND	GND					"	Q	2.4		"
	V <sub>IC</sub>		5			-12 mA					"							"	A <sub>1</sub>		-1.5	"
			6								"							"	A <sub>2</sub>		"	"
			7					-12 mA			"							"	B		"	"
	I <sub>IL1</sub>	3009	8			0.4 V	5.5 V				"							5.5 V	A <sub>1</sub>	-0.6	-1.6	mA
			9			5.5 V	0.4 V				"							"	A <sub>2</sub>	-0.6	-1.6	"
	I <sub>IL2</sub>	3009	10			GND	GND	0.4 V			"		4.5 V					5.5 V	B	-1.4	-3.2	mA
										"							"					
I <sub>IH1</sub>	3010	11			2.4 V	GND				"							"	A <sub>1</sub>		40	μA	
		12			GND	2.4 V				"							"	A <sub>2</sub>		"	"	
I <sub>IH2</sub>	"	13			5.5 V	GND				"							"	A <sub>1</sub>		100	"	
		14			GND	5.5 V				"							"	A <sub>2</sub>		"	"	
I <sub>IH3</sub>	"	15			5.5 V	5.5 V	2.4 V			"		4.5 V					"	B		80	"	
		16			5.5 V	5.5 V	5.5 V			"		4.5 V					"	B		200	"	
I <sub>OS</sub>	3011	17			GND	GND			GND	"		GND	GND	GND			"	Q	-20	-55	mA	
		18	GND		"	"	GND		"	"	"	5.5 V					"	$\bar{Q}$	-20	-55	"	
I <sub>CC1</sub> I <sub>CC2</sub>	3005	19			"	"	"	"	"	"		5.5 V	GND				"	V <sub>CC</sub>		25	"	
		20			"	"	"	"	"	"	"	GND	GND				"	"		40	"	
2	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = 125° C, and V <sub>IC</sub> tests are omitted.																					
3	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = -55° C, and V <sub>IC</sub> tests are omitted.																					
7 T <sub>C</sub> = +25°C	Truth table test 14/	3014	21	H		A	A	2/	L	GND		3/	4/	4/			5.0 V	6/				
		"	22	"		"	"	5/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	23	"		"	B	5/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	24	"		"	B	5/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	25	"		"	B	2/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	26	"		"	2/	B	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	27	"		"	A	2/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	28	"		"	2/	A	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	29	"		"	2/	2/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	30	"		"	A	2/	A	"	"	"	"	"	"	"	"	"	"	"	"	
		"	31	"		"	2/	A	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	32	"		"	2/	2/	"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	33	"		"	B	A	2/	8/	"	"	"	"	"	"	"	"	"	"	"	
		"	34	"		"	A	B	2/	"	"	"	"	"	"	"	"	"	"	"	"	
"	35	"		"	A	5/	A	"	"	"	"	"	"	"	"	"	"	"	"			
"	36	"		"	5/	A	"	"	"	"	"	"	"	"	"	"	"	"	"			
"	37	"		"	5/	5/	"	"	"	"	"	"	"	"	"	"	"	"	"			
8	Repeat subgroup 7 at T <sub>C</sub> = +125°C and T <sub>C</sub> = -55°C. 14/																					

See footnotes at end of device type 01

TABLE III. Group A inspection for device types 01 and 06 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit	
				$\bar{Q}$	NC	A <sub>1</sub>	A <sub>2</sub>	B	Q	GND	NC	R <sub>1</sub>	C <sub>X</sub>	R <sub>X</sub> C <sub>X</sub>	NC	NC	V <sub>CC</sub>		Min	Max		
9 T <sub>c</sub> = +25°C	t <sub>PLH1</sub>	3003 (Fig. 4)	38			GND		IN	OUT	GND		<u>3/</u>	<u>9/</u>	<u>9/</u>			5.0 V	B to Q	15	59	ns	
	t <sub>PHL1</sub>		39	OUT		GND		IN										"	20	69	"	
	t <sub>PLH2</sub>		40			5.0 V	IN	5.0 V	OUT									"	A <sub>2</sub> to Q	25	74	"
	t <sub>PHL2</sub>		41	OUT		5.0 V	IN	5.0 V										"	A <sub>2</sub> to $\bar{Q}$	30	84	"
	t <sub>P(OUT)1</sub>	3003 (Fig. 5)	42			GND	GND	IN	OUT									"	Q	70	150	"
	t <sub>P(OUT)2</sub>		43			"	"	"	"	"			<u>10/</u>	<u>10/</u>				"	Q	20	50	"
	t <sub>P(OUT)3</sub>		44			"	"	"	"	"			<u>11/</u>	<u>11/ 13/</u>				"	Q	600	825	"
	t <sub>P(OUT)4</sub>		45			"	"	"	"	"			<u>12/</u>	<u>12/ 13/</u>				"	Q	5.5	8	μs
10 T <sub>c</sub> = +125°C	t <sub>PLH1</sub>	3003 (Fig. 4)	46			"	"	"	"	"		<u>3/</u>	<u>9/</u>	<u>9/</u>			"	B to Q	15	75	ns	
	t <sub>PHL1</sub>		47	OUT		"	"	"	"	"								"	B to $\bar{Q}$	20	87	"
	t <sub>PLH2</sub>		48			5.0 V	IN	5.0 V	OUT									"	A <sub>2</sub> to Q	25	93	"
	t <sub>PHL2</sub>		49	OUT		5.0 V	IN	5.0 V										"	A <sub>2</sub> to $\bar{Q}$	30	106	"
	t <sub>P(OUT)1</sub>	3003 (Fig. 5)	50			GND	GND	IN	OUT									"	Q	70	150 <u>15/</u>	"
	t <sub>P(OUT)2</sub>		51			"	"	"	"	"			<u>10/</u>	<u>10/</u>				"	Q	20	50	"
	t <sub>P(OUT)3</sub>		52			"	"	"	"	"			<u>11/</u>	<u>11/ 13/</u>				"	Q	600	825	"
	t <sub>P(OUT)4</sub>		53			"	"	"	"	"			<u>12/</u>	<u>12/ 13/</u>				"	Q	5.5	8	μs
11	Same tests, terminal conditions and limits as for subgroup 10, except T <sub>c</sub> = -55°C.																					

- 1/ For circuit D, test numbers 2 and 4, terminal A<sub>2</sub> shall be 0.8 V shall be 2.0 V.  
2/ In transition from low level to high level.  
3/ R<sub>1</sub> connected to V<sub>CC</sub>.  
4/ R<sub>X</sub>C<sub>X</sub> and C<sub>X</sub> are open.  
5/ In transition from high level to low level.  
6/ Output voltages fro subgroups 7 and 8: H  $\geq 1.5$  V, L  $\leq 1.5$  V.  
7/ One low logic level pulse.  
8/ One high logic level pulse.  
9/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 80 pF capacitor.  
10/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 25 pF capacitor which includes stray, probe, and jig capacitor.  
11/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 100 pF capacitor.  
12/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 1,000 pF capacitor.  
13/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 10 kΩ resistor.  
14/ A = 2.0 V and B = 0.8 V for subgroup 7. A = 2.4 V and B = 0.4 V for subgroup 8.  
15/ For device type 06 only, t<sub>P(OUT)1</sub> maximum test limit under TABLE I and TABLE III is 168 ns at -55°C and +125°C.

TABLE III. Group A inspection for device type 02.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit		
				A <sub>1</sub>	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>	Clear	$\bar{Q}$	GND	Q	R <sub>1</sub>	NC	C <sub>X</sub>	NC	R <sub>X</sub> C <sub>X</sub>	V <sub>CC</sub>		Min	Max			
1 T <sub>C</sub> = +25°C	V <sub>OL</sub>	3007	1															Q		0.4	V		
			2	0.8 V		2.0 V	0.8 V	2.0 V		16 mA	GND	16 mA	4.5 V		GND			4.5 V	$\bar{Q}$		0.4	"	
	V <sub>OH</sub>	3006	3	0.8 V		2.0 V	"	"	"	"	"	-8 mA	GND		GND			"	Q	2.4		"	
			4				"	"	"	-8 mA	"	4.5 V			"	"	"	"	$\bar{Q}$	2.4		"	
	V <sub>IC</sub>			5	-12 mA														A <sub>1</sub>		-1.5	"	
				6		-12 mA														A <sub>2</sub>		"	"
				7			-12 mA													B <sub>1</sub>		"	"
				8				-12 mA												B <sub>2</sub>		"	"
	I <sub>IL1</sub>	3009		10	0.4 V	5.5 V												5.5 V	A <sub>1</sub>	-0.7	-1.6	mA	
				11	5.5 V	0.4 V	0.4 V	5.5 V	5.5 V										"	A <sub>2</sub>	-0.7	-1.6	"
				12		GND	0.4 V	5.5 V	5.5 V											"	B <sub>1</sub>	-0.7	-1.6
	I <sub>IL2</sub>	3009		13			5.5 V	5.5 V	0.4 V									5.5 V	B <sub>2</sub>	-0.7	-1.6	"	
				14			5.5 V	5.5 V	0.4 V										5.5 V	Clear	-1.4	-3.2	mA
	I <sub>IH1</sub>	3010		15	2.4 V	"													"	A <sub>1</sub>		40	μA
16				GND	2.4 V	2.4 V	GND	GND										"	A <sub>2</sub>		"	"	
17				5.5 V	5.5 V	2.4 V	GND	GND										"	B <sub>1</sub>		"	"	
I <sub>IH2</sub>			18	"	5.5 V	GND	2.4 V	GND										"	B <sub>2</sub>		"	"	
			19	"	GND													"	A <sub>1</sub>		100	"	
			20	GND	5.5 V	5.5 V	GND	GND										"	A <sub>2</sub>		"	"	
			21	5.5 V	"	GND	5.5 V	GND										"	B <sub>1</sub>		"	"	
I <sub>IH3</sub>			22	"	"	GND	5.5 V	GND									"	B <sub>2</sub>		"	"		
			23	"	"	GND	GND	2.4 V										"	Clear		80	"	
I <sub>IH4</sub>			24	"	"	GND	5.5 V										"	Clear		200	"		
			25	GND		5.5 V	GND	"			GND	GND		GND				"	Q	-10	-40	mA	
I <sub>CC1</sub>	3005		26			5.5 V	"		GND	"		5.5 V					"	$\bar{Q}$	-10	-40	"		
			27	5.5 V	5.5 V	GND	"	"					5.5 V					"	V <sub>CC</sub>		28	"	
I <sub>CC2</sub>			28	GND	GND	5.5 V	5.5 V	"	"	"	"			0.8 V			"	"		28	"		
			28	GND	GND	5.5 V	5.5 V	"	"	"	"	"						"	"		28	"	
2	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = 125° C, and V <sub>IC</sub> tests are omitted.																						
3	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = -55° C, and V <sub>IC</sub> tests are omitted.																						
7 T <sub>C</sub> = +25°C	Truth table test	3014	29					GND	H	GND	L						1/	5.0 V	6/				
			30	5.0 V	5.0 V	2/	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			31	"	"	2/	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			32	"	"	2/	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			33	GND	3/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			34	3/	GND	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			35	GND	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			36	GND	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			37	GND	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			38	GND	2/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			39	5.0 V	3/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			40	3/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
41	3/	5.0 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
8	Repeat subgroup 7 at T <sub>C</sub> = +125°C and T <sub>C</sub> = -55°C.																						

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit	
																			Test no.	A <sub>1</sub>		A <sub>2</sub>
9 T <sub>c</sub> = +25°C	t <sub>PLH1</sub>	3003 (Fig. 6)	42	IN	5.0 V	5.0 V	5.0 V	5.0 V		GND	OUT			<u>1</u> / <u>2</u>		<u>1</u> / <u>2</u> / <u>3</u>	5.0 V	A <sub>1</sub> to Q	7	37	ns	
	t <sub>PLH2</sub>		43	OUT	GND	IN	"	5.0 V		"	OUT				"	"	"	"	B <sub>1</sub> to Q	7	32	"
	t <sub>PLH3</sub>		44	<u>3</u> / <u>4</u>	5.0 V	5.0 V	"	IN		OUT	"				"	"	"	"	Clear to $\bar{Q}$	7	43	"
	t <sub>PHL1</sub>	"	45	IN	5.0 V	5.0 V	"	5.0 V		OUT	"			"	"	"	"	A <sub>1</sub> to $\bar{Q}$	7	43	ns	
	t <sub>PHL2</sub>	"	46	OUT	GND	IN	"	5.0 V		OUT	"			"	"	"	"	"	B <sub>1</sub> to $\bar{Q}$	7	40	"
	t <sub>PHL3</sub>	"	47	<u>3</u> / <u>4</u>	5.0 V	5.0 V	"	IN		"	OUT			"	"	"	"	Clear to Q	7	30	"	
	t <sub>W(MIN)</sub> <u>11</u> / <u>12</u>	"	48	IN	"	"	"	5.0 V		"	"						<u>1</u> / <u>2</u>	"	Q		65	"
	t <sub>W(MIN)</sub> <u>12</u> / <u>11</u>	"	49	IN	"	"	"	"		"	"			<u>10</u> / <u>11</u>		<u>10</u> / <u>11</u> / <u>12</u>	"	Q		95	"	
	t <sub>W</sub>	"	50	GND	GND	IN	"	"		"	"			<u>1</u> / <u>2</u>		<u>1</u> / <u>2</u> / <u>3</u>	"	Q	3.08	4.0	μs	
	10 T <sub>c</sub> = +125°C	t <sub>PLH1</sub>	3003 (Fig. 6)	51	IN	5.0 V	5.0 V	5.0 V	"		GND	"			<u>1</u> / <u>2</u>		<u>1</u> / <u>2</u> / <u>3</u>	5.0 V	A <sub>1</sub> to Q	7	48	ns
t <sub>PLH2</sub>		52		GND	GND	IN	"	"		"	"			"	"	"	"	"	B <sub>1</sub> to Q	7	41	"
t <sub>PLH3</sub>		53		<u>3</u> / <u>4</u>	5.0 V	5.0 V	"	IN		OUT	"			"	"	"	"	"	Clear to $\bar{Q}$	7	56	"
t <sub>PHL1</sub>		"	54	IN	5.0 V	5.0 V	"	5.0 V		OUT	"			"	"	"	"	A <sub>1</sub> to $\bar{Q}$	7	56	"	
t <sub>PHL2</sub>		"	55	GND	GND	IN	"	5.0 V		OUT	"			"	"	"	"	"	B <sub>1</sub> to $\bar{Q}$	7	51	"
t <sub>PHL3</sub>		"	56	<u>3</u> / <u>4</u>	5.0 V	5.0 V	"	IN		"	OUT			"	"	"	"	Clear to Q	7	39	"	
t <sub>W(MIN)</sub> <u>11</u> / <u>12</u>		"	57	IN	"	"	"	5.0 V		"	"					<u>1</u> / <u>2</u>	"	Q		75	"	
t <sub>W(MIN)</sub> <u>12</u> / <u>11</u>	"	58	IN	"	"	"	"		"	"			<u>10</u> / <u>11</u>		<u>10</u> / <u>11</u> / <u>12</u>	"	Q		105	"		
t <sub>W</sub>	"	59	GND	GND	IN	"	"		"	"			<u>1</u> / <u>2</u>		<u>1</u> / <u>2</u> / <u>3</u>	"	Q	2.60	4.15	μs		
11	Same tests, terminal conditions and limits as for subgroup 10, except T <sub>c</sub> = -55°C.																					

1/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 5 kΩ resistor.

2/ In transition from low level to high level.

3/ In transition from high level to low level

4/ One low logic level pulse.

5/ One high logic level pulse

6/ Output voltages fro subgroups 7 and 8: H > 1.5 V, L < 1.5 V.

7/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 1,000 pF capacitor.

8/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 10 kΩ resistor.

9/ Device must be triggered before t<sub>PHL3</sub> can be measured (see figure 6).

10/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 15 pF capacitor which includes stray, probe, and jig capacitor.

11/ This test shall be performed for bench setup only. For class B devices only, this test does not have to be performed at final electricals for subgroup 9. For Group A, subgroup 9 and Group C, subgroups 10 and 11, sample size for these tests shall be 15 devices.

12/ This test shall be performed with automatic test equipment only or bench setup. For class B devices only, this test does not have to be performed at final electricals for subgroup 9. For Group A, subgroup 9 and Group C, subgroups 10 and 11, sample size for these tests shall be 15 devices.

TABLE III. Group A inspection for device type 03.

Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit													
				A <sub>1</sub>	B <sub>1</sub>	Clear 1	$\bar{Q}_1$	Q <sub>2</sub>	C <sub>X</sub> 2	R <sub>X</sub> C <sub>X</sub> 2	GND	A <sub>2</sub>	B <sub>2</sub>	Clear 2	$\bar{Q}_2$	Q <sub>1</sub>	C <sub>X</sub> 1	R <sub>X</sub> C <sub>X</sub> 1	V <sub>CC</sub>		Min	Max														
1	V <sub>OL</sub>	3007	1	2.0 V	0.8 V	GND															Q <sub>1</sub>		0.4	V												
			2	0.8 V	2.0 V	2.0 V	16 mA				GND											$\bar{Q}_1$		"	"											
			3					16 mA															Q <sub>2</sub>		"	"										
			4																				$\bar{Q}_2$		"	"										
	V <sub>OH</sub>	3006		5	2.0 V	0.8 V	GND	-0.8 mA														Q <sub>1</sub>	2.4		"											
				6	0.8 V	2.0 V	2.0 V																Q <sub>1</sub>	"	"	"										
				7																				Q <sub>2</sub>	"	"	"									
				8					-0.8 mA															Q <sub>2</sub>	"	"	"									
	V <sub>IC</sub>			9	-12 mA																		A <sub>1</sub>		-1.5	"										
				10		-12 mA																		B <sub>1</sub>		"	"									
				11			-12 mA																	Clear 1		"	"									
				12																				A <sub>2</sub>		"	"									
				13																				B <sub>2</sub>		"	"									
	I <sub>IL1</sub>	3009		15	0.4 V		5.5 V															5.5 V	-0.7	-1.6	mA											
16				GND	0.4 V																		A <sub>1</sub>	"	"	"										
I <sub>IL2</sub>			17																				"	"												
			18																				A <sub>2</sub>	"	"	"										
I <sub>IH1</sub>	3010		19	GND	5.5 V	0.4 V																Clear 1	3/	3/	"											
			20																				Clear 2	"	"	"										
I <sub>IH2</sub>			21	2.4 V																		A <sub>1</sub>		40	$\mu$ A											
			22	5.5 V	2.4 V	GND																	B <sub>1</sub>		"	"										
I <sub>IH3</sub>			23																			A <sub>2</sub>		"	"											
			24																				B <sub>2</sub>		"	"										
I <sub>IH4</sub>			25	5.5 V	5.5 V	GND																A <sub>1</sub>		100	"											
			26	5.5 V																			B <sub>1</sub>		"	"										
I <sub>OS</sub>	3011		27																			Clear 1		80	"											
			28																				Clear 2		80	"										
I <sub>CC1</sub> I <sub>CC2</sub>	3005 3005		29	5.5 V	GND	2.4 V																Clear 1		200	"											
			30																				Clear 2		200	"										
I <sub>CC1</sub> I <sub>CC2</sub>	3011		31	5.5 V	GND	5.5 V																Clear 1		200	"											
			32																				Clear 2		200	"										
I <sub>CC1</sub> I <sub>CC2</sub>	3005 3005		33	GND	4/	5.5 V	GND															Q <sub>1</sub>	-10	-40	mA											
			34	GND	GND																		$\bar{Q}_1$	"	"	"										
I <sub>CC1</sub> I <sub>CC2</sub>	3005 3005		35					GND	2/	1/												Q <sub>2</sub>	"	"	"											
			36																				$\bar{Q}_2$	"	"	"										
I <sub>CC1</sub> I <sub>CC2</sub>	3005 3005		37	2.4 V	GND	2.4 V																V <sub>CC</sub>	66	66	"											
			38	2.4 V	GND	2.4 V																	V <sub>CC</sub>	66	66	"										
2	Same	Same tests, terminal conditions and limits as for subgroup 1, except 1, except T <sub>C</sub> = +125°C and V <sub>IC</sub> tests are omitted.																																		
3	Same	Same tests, terminal conditions and limits as for subgroup 1, except 1, except T <sub>C</sub> = -55°C and V <sub>IC</sub> tests are omitted.																																		
7	Truth table test	3014	39			GND	H	L																												
			40			5.0 V	H	L																												
			41	5/	4/		H	L																												
			42	GND	4/		H	L																												
T <sub>C</sub> = +25°C			43	5/	5.0 V		6/	8/																												

See footnotes at end of table.

TABLE III. Group A inspection for device type 03 – Continued.

Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit		
				A <sub>1</sub>	B <sub>1</sub>	Clear 1	$\bar{Q}_1$	Q <sub>2</sub>	C <sub>X</sub> 2	R <sub>X</sub> C <sub>X</sub> 2	GND	A <sub>2</sub>	B <sub>2</sub>	Clear 2	$\bar{Q}_2$	Q <sub>1</sub>	C <sub>X</sub> 1	R <sub>X</sub> C <sub>X</sub> 1	V <sub>CC</sub>		Min	Max			
8	Repeat subgroup 7 at T <sub>C</sub> = +125°C and T <sub>C</sub> = -55°C.																								
9 T <sub>C</sub> = +25°C	t <sub>PLH1</sub>	3003 (Fig. 7)	44 45	IN	5.0 V	5.0 V						GND								5.0 V	A <sub>1</sub> to Q <sub>1</sub> A <sub>2</sub> to Q <sub>2</sub>	7 7	37 37	ns	
	t <sub>PLH2</sub>	"	46 47	GND	IN	5.0 V			OUT	9/ 9/ 10/	9/ 9/ 10/	"	IN	5.0 V	5.0 V						"	B <sub>1</sub> to Q <sub>1</sub> B <sub>2</sub> to Q <sub>2</sub>	7 7	32 32	"
	t <sub>PLH3</sub>	"	48	11/	5.0 V	IN	OUT			9/ 9/ 10/	9/ 9/ 10/	"	11/	5.0 V	IN	OUT					"	Clear 1 to Q <sub>1</sub> Clear 2 to Q <sub>2</sub>	7 7	44 44	"
	t <sub>PHL1</sub>	"	50	IN	5.0 V	5.0 V	OUT			9/ 9/ 10/	9/ 9/ 10/	"	IN	5.0 V	5.0 V	OUT					9/ 9/ 10/	A <sub>1</sub> to $\bar{Q}_1$ A <sub>2</sub> to $\bar{Q}_2$	7 7	44 44	ns
	t <sub>PHL2</sub>	"	52	GND	IN	5.0 V	OUT			9/ 9/ 10/	9/ 9/ 10/	"	GND	IN	5.0 V	OUT					9/ 9/ 10/	B <sub>1</sub> to $\bar{Q}_1$ B <sub>2</sub> to $\bar{Q}_2$	7 7	40 40	"
	t <sub>PHL3</sub>	"	54	11/	5.0 V	IN				9/ 9/ 10/	9/ 9/ 10/	"	11/	5.0 V	IN		OUT				9/ 9/ 10/	Clear 1 to Q <sub>1</sub> Clear 2 to Q <sub>2</sub>	7 7	32 32	"
	t <sub>w</sub>	"	56	IN	5.0 V	5.0 V			OUT	9/ 9/ 10/	9/ 9/ 10/	"	IN	5.0 V	5.0 V						9/ 9/ 10/	Q <sub>1</sub> Q <sub>2</sub>	35 35	65 65	"
	t <sub>w</sub>	"	57	IN	5.0 V	5.0 V			OUT	1/	1/	"	IN	5.0 V	5.0 V						12/ 1/	Q <sub>1</sub> Q <sub>2</sub>	35 35	65 95	"
	t <sub>w</sub>	"	59						OUT	12/	1/	"	IN	5.0 V	5.0 V						9/ 9/ 10/	Q <sub>1</sub> Q <sub>2</sub>	35 3.10	95 3.80	"
	t <sub>w</sub>	"	60	GND	IN	5.0 V			OUT	9/ 9/ 10/	9/ 9/ 10/	"	GND	IN	5.0 V						9/ 9/ 10/	Q <sub>1</sub> Q <sub>2</sub>	3.10 3.10	3.80 3.80	μs
	10 T <sub>C</sub> = +125°C	t <sub>PLH1</sub>	"	62 63	IN	5.0 V	5.0 V			OUT	9/ 9/ 10/	9/ 9/ 10/	"	IN	5.0 V	5.0 V					9/ 9/ 10/	A <sub>1</sub> to Q <sub>1</sub> A <sub>2</sub> to Q <sub>2</sub>	7 7	48 48	ns
		t <sub>PLH2</sub>	"	64 65	GND	IN	5.0 V			OUT	9/ 9/ 10/	9/ 9/ 10/	"	GND	IN	5.0 V					9/ 9/ 10/	B <sub>1</sub> to Q <sub>1</sub> B <sub>2</sub> to Q <sub>2</sub>	7 7	41 41	"
		t <sub>PLH3</sub>	"	66	11/	5.0 V	IN	OUT			9/ 9/ 10/	9/ 9/ 10/	"	11/	5.0 V	IN	OUT				9/ 9/ 10/	Clear 1 to Q <sub>1</sub> Clear 2 to Q <sub>2</sub>	7 7	56 56	"
t <sub>PHL1</sub>		"	68	IN	5.0 V	5.0 V	OUT			9/ 9/ 10/	9/ 9/ 10/	"	IN	5.0 V	5.0 V	OUT				9/ 9/ 10/	A <sub>1</sub> to $\bar{Q}_1$ A <sub>2</sub> to $\bar{Q}_2$	7 7	56 56	ns	
t <sub>PHL2</sub>		"	70	GND	IN	5.0 V	OUT			9/ 9/ 10/	9/ 9/ 10/	"	GND	IN	5.0 V	OUT				9/ 9/ 10/	B <sub>1</sub> to $\bar{Q}_1$ B <sub>2</sub> to $\bar{Q}_2$	7 7	51 51	"	
t <sub>PHL3</sub>		"	72	11/	5.0 V	IN				9/ 9/ 10/	9/ 9/ 10/	"	11/	5.0 V	IN		OUT				9/ 9/ 10/	Clear 1 to Q <sub>1</sub> Clear 2 to Q <sub>2</sub>	7 7	39 39	"
t <sub>w</sub>		"	73						OUT	9/ 9/ 10/	9/ 9/ 10/	"	11/	5.0 V	IN						9/ 9/ 10/	Clear 1 to Q <sub>1</sub> Clear 2 to Q <sub>2</sub>	7 7	39 39	"

See footnotes at end of table.

TABLE III. Group A inspection for device type 03 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit		
				A <sub>1</sub>	B <sub>1</sub>	Clear 1	$\bar{Q}_1$	Q <sub>2</sub>	C <sub>X2</sub>	R <sub>X</sub> C <sub>X2</sub>	GND	A <sub>2</sub>	B <sub>2</sub>	Clear 2	$\bar{Q}_2$	Q <sub>1</sub>	C <sub>X1</sub>	R <sub>X</sub> C <sub>X1</sub>	V <sub>CC</sub>		Min	Max			
10	T <sub>c</sub> = +125°C	3003 (Fig. 7)	74	IN	5.0 V	5.0 V						GND					OUT		1/	5.0 V	Q <sub>1</sub>	35	75	ns	
			75						OUT		1/	"	IN	5.0 V	5.0 V					"	"	Q <sub>2</sub>	35	75	"
			76	IN	5.0 V	5.0 V												OUT	11/	1/	"	Q <sub>1</sub>	35	105	"
			77							OUT	11/	1/	"	IN	5.0 V	5.0 V				"	"	Q <sub>2</sub>	35	105	"
			78	GND	IN	5.0 V												OUT	9/	9/ 10/	"	Q <sub>1</sub>	2.60	4.15	μs
79							OUT	9/	9/ 10/	"	GND	IN	5.0 V				"	"	Q <sub>2</sub>	2.60	4.15	"			
11	Same tests, terminal conditions and limits as subgroup 10, except T <sub>c</sub> = -55°C.																								

- 1/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 5 kΩ resistor.
- 2/ C<sub>X</sub> connected to GND or 0.8 V.
- 3/ For schematic circuits A, B, and C, the minimum and maximum limits shall be -1.4 mA and -0.2 mA, respectively. For schematic circuit D, the minimum and maximum limits shall be -0.7 mA and -1.4 mA, respectively.
- 4/ In transition from low level to high level.
- 5/ In transition from high level to low level.
- 6/ One low logic level pulse. At manufacturer's option, this may be verified in subgroups 9, 10, 11.
- 7/ Output voltages for subgroups 7 and 8: H > 1.5 V, L > 1.5 V.
- 8/ One high logic level pulse. At manufacturer's option, this may be verified in subgroups 9, 10, 11.
- 9/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through a 1,000 pF capacitor.
- 10/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 10 kΩ resistor.
- 11/ Device must be triggered before t<sub>PLH3</sub> and t<sub>PHL3</sub> can be measured (see figure 7).
- 12/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through a 15 pF capacitor which includes stray, probe, and jig capacitance.
- 13/ This test shall be performed for bench setup only.
- 14/ This test shall be performed for automatic test equipment only.

TABLE III. Group A inspection for device type 04.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit		
																			Test no.	A <sub>1</sub>		A <sub>2</sub>	B <sub>1</sub>
1 T <sub>C</sub> = +25°C	V <sub>OL</sub>	3007	1															Q		0.4	V		
			2		0.8 V	2.0 V	2.0 V			10 mA									$\bar{Q}$		0.4	"	
	V <sub>OH</sub>	3006	3		0.8 V	2.0 V	2.0 V					-72 mA							Q	2.4		"	
			4				0.8 V												$\bar{Q}$	2.4		"	
	V <sub>IC</sub>		5	-12 mA																		-1.5	"
			6		-12 mA															A <sub>1</sub>			"
			7			-12 mA														B <sub>1</sub>			"
	8				-12 mA														B <sub>2</sub>			"	
	I <sub>L1</sub>	3009	9	0.4 V	5.5 V													5.5 V	A <sub>1</sub>	-0.7	-1.6	mA	
			10	5.5 V	0.4 V														A <sub>2</sub>	-0.7	-1.6	"	
11				GND	0.4 V	5.5 V													B <sub>1</sub>	-0.7	-1.6	"	
12				GND	5.5 V	0.4 V													B <sub>2</sub>	-0.7	-1.6	"	
I <sub>IH1</sub>	3010	13	2.4 V																A <sub>1</sub>		40	μA	
		14	GND	2.4 V															A <sub>2</sub>			"	
		15	5.5 V	5.5 V	2.4 V	GND													B <sub>1</sub>			"	
		16		5.5 V	GND	2.4 V													B <sub>2</sub>			"	
I <sub>IH2</sub>		17	5.5 V	GND															A <sub>1</sub>		100	"	
		18	GND	5.5 V															A <sub>2</sub>			"	
		19	5.5 V		5.5 V	GND													B <sub>1</sub>			"	
		20			GND	5.5 V													B <sub>2</sub>			"	
I <sub>OS</sub>	3011	21		GND	5.5 V	5.5 V			GND										$\bar{Q}$	-10	-40	mA	
		22				GND					GND								Q	-10	-40	"	
I <sub>CC</sub>	3005	23	GND	GND	5.5 V	5.5 V													V <sub>CC</sub>		25	"	
2	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = 125° C, and V <sub>IC</sub> tests are omitted.																						
3	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = -55° C, and V <sub>IC</sub> tests are omitted.																						
7 T <sub>C</sub> = +25°C	Truth table test	3014	24	5.0 V	5.0 V					H	GND	L											
			25																				
			26																				
			27		GND																		
			28			GND																	
			29		GND																		
			30		GND																		
			31																				
			32			GND																	
			33		5.0 V																		
			34																				
			35																				
			8	Repeat subgroup 7 at T <sub>C</sub> = +125°C and T <sub>C</sub> = -55°C.																			
9 T <sub>C</sub> = +25°C	t <sub>PLH1</sub>	3003	36	IN	5.0 V	5.0 V	5.0 V			GND	OUT												
	t <sub>PLH2</sub>	(Fig. 8)	37	GND	GND	IN					OUT												
	t <sub>PHL1</sub>		38	IN	5.0 V	5.0 V																	
	t <sub>PHL2</sub>		39	GND	GND	IN																	
See footnotes at end of device type 04.																							



TABLE III. Group A inspection for device type 04 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Cases A,B,C,D Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Limits		Unit	
				A <sub>1</sub>	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>	NC	$\bar{Q}$	GND	Q	NC	NC	C <sub>X</sub>	NC	R <sub>X</sub> C <sub>X</sub>	V <sub>CC</sub>		Min	Max		
9 T <sub>c</sub> = +25°C	t <sub>W</sub> (MIN) <u>8/</u>	3003 (Fig. 8)	40	IN	5.0 V	5.0 V	5.0 V				GND	OUT					<u>2/</u>	5.0 V	Q	25	75	ns
	t <sub>W</sub> (MIN) <u>9/</u>	"	41	IN	"	"	"				"	"					<u>2/</u>	"	Q	25	105	"
	t <sub>W</sub>	"	42	<u>7/</u>	"	"	"				"	"					<u>1/ 11/</u>	"	Q	3.08	3.76	μs
	t <sub>PLH1</sub>	"	43	IN	5.0 V	5.0 V	"				"	"					<u>2/</u>	"	A <sub>1</sub> to Q	7	48	ns
10 T <sub>c</sub> = +125°C	t <sub>PLH2</sub>	"	44	GND	GND	IN	"				"	"					"	"	B <sub>1</sub> to Q	7	41	"
	t <sub>PHL1</sub>	"	45	IN	GND	IN	"			OUT	"						"	"	A <sub>1</sub> to $\bar{Q}$	7	56	"
	t <sub>PHL2</sub>	"	46	GND	GND	IN	"			OUT	"						"	"	B <sub>1</sub> to $\bar{Q}$	7	51	"
	t <sub>W</sub> (MIN) <u>8/</u>	"	47	IN	5.0 V	5.0 V	"				"	OUT					"	"	Q	25	95	"
	t <sub>W</sub> (MIN) <u>9/</u>	"	48	IN	"	"	"				"	"						"	Q	25	125	"
	t <sub>W</sub>	"	49	<u>7/</u>	"	"	"				"	"						<u>11/ 1/</u>	"	Q	2.60	4.10
11	Same tests, terminal conditions and limits as for subgroup 10, except T <sub>c</sub> = -55°C.																					

- 1/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 10 kΩ resistor.
- 2/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 5 kΩ resistor.
- 3/ In transition from low level to high level.
- 4/ One low logic level pulse.
- 5/ One high logic level pulse
- 6/ Output voltages for subgroups 7 and 8: H > 1.5 V, L < 1.5 V.
- 7/ In transition from high level to low level.
- 8/ This test shall be performed for bench setup only.
- 9/ This test shall be performed for automatic test equipment only.
- 10/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 15 pF capacitor which includes stray, probe, and jig capacitor.
- 11/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through an 1,000 pF capacitor.

TABLE III. Group A inspection for device type 05.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit					
																					Test no.	C <sub>X1</sub>		R <sub>X</sub> C <sub>X1</sub>	Clear 1	B <sub>1</sub>	A <sub>1</sub>	Q <sub>1</sub>
1	V <sub>OL</sub>	3007	1																	4.5 V	Q <sub>1</sub>		0.4	V				
			2		0.9 V	0.8 V	GND	1/	10 mA	10 mA													$\bar{Q}_1$					
			3																					Q <sub>2</sub>				
			4																					$\bar{Q}_2$				
	V <sub>OH</sub>	3006		5		0.9 V	2.0 V	GND	1/	-0.96 mA	-0.96 mA												Q <sub>1</sub>	2.4				
				6			0.8 V																	$\bar{Q}_1$				
				7																					Q <sub>2</sub>			
				8																					$\bar{Q}_2$			
	V <sub>IC</sub>			9			-12 mA	-12 mA															Clear 1		-1.5			
				10																				B <sub>1</sub>				
				11																					A <sub>1</sub>			
				12																					Clear 2			
				13																					B <sub>2</sub>			
	I <sub>IL</sub>	3009		15			0.4 V	0.4 V															Clear 1	-0.7	-1.6	mA		
				16																				B <sub>1</sub>				
				17																					A <sub>1</sub>			
				18																					Clear 2			
	I <sub>IH1</sub>	3010		21			2.4 V	2.4 V															Clear 1		40	$\mu$ A		
				22																				B <sub>1</sub>				
				23																					A <sub>1</sub>			
24																								Clear 2				
I <sub>IH2</sub>			27			5.5 V	5.5 V															Clear 1		100				
			28																				B <sub>1</sub>					
			29																					A <sub>1</sub>				
			30																					Clear 2				
I <sub>OS</sub>	3011		33		0.9 V	2.0 V	GND	1/	0.5 V	0.5 V												Q <sub>1</sub>	-10	-40	mA			
			34			0.8 V																		$\bar{Q}_1$				
			35																					Q <sub>2</sub>				
			36																					$\bar{Q}_2$				
I <sub>CC</sub>	3005		37	GND	GND		GND	GND						GND	GND							V <sub>CC</sub>		52				
			38																					V <sub>CC</sub>		52		
2	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = +125° C, and V <sub>IC</sub> tests are omitted.																											
3	Same tests, terminal conditions and limits as for subgroup 1, except T <sub>C</sub> = -55° C, and V <sub>IC</sub> tests are omitted.																											
7	Truth table test	3014	39		2/	GND		L	H	GND	H	L	GND	3/	GND	5.0 V	2/			5.0 V	6/							
			40			5.0 V		L	H		H	L	L	1/	5.0 V	5.0 V												
			41					L	H		H	L	L	1/	5.0 V	5.0 V												
			42					L	H		H	L	L	1/	5.0 V	5.0 V												
T <sub>C</sub> = +25° C			43				GND	1/	4/	5/		5/	4/	1/	GND													
			43					1/	4/	5/		5/	4/	1/	GND													

See footnotes at end of table.

TABLE III. Group A inspection for device type 05 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit	
																					Test no.	C <sub>X1</sub>		R <sub>X</sub> C <sub>X1</sub>
8	Repeat subgroup 7 at T <sub>C</sub> = +125°C and T <sub>C</sub> = -55°C.																							
9 T <sub>C</sub> = +25°C	t <sub>PLH1</sub>	3003 (Fig. 7)	44		2/	5.0 V	GND	IN	OUT		GND		OUT	IN	GND	5.0 V	2/		5.0 V	A <sub>1</sub> to Q <sub>1</sub>	7	40	ns	
			45																		A <sub>2</sub> to Q <sub>2</sub>	7	40	"
	t <sub>PLH2</sub>	"	46		2/	5.0 V	IN	5.0 V	OUT		"		OUT	5.0 V	IN	5.0 V	2/		"	B <sub>1</sub> to Q <sub>1</sub>	7	37	"	
			47																	"	B <sub>2</sub> to Q <sub>2</sub>	7	37	"
	t <sub>PLH3</sub>	"	48		2/	IN	GND	Z/		OUT	"								"	Clear 1 to Q <sub>1</sub>	7	44	"	
			49								"	OUT		Z/	GND	IN	2/		"	Clear 2 to Q <sub>2</sub>	7	44	"	
	t <sub>PHL1</sub>	"	50		2/	5.0 V	GND	IN		OUT	"								"	A <sub>1</sub> to $\bar{Q}_1$	7	48	ns	
			51								"	OUT		IN	GND	5.0 V	2/		"	A <sub>2</sub> to $\bar{Q}_2$	7	48	"	
	t <sub>PHL2</sub>	"	52		2/	5.0 V	IN	5.0 V		OUT	"								"	B <sub>1</sub> to $\bar{Q}_1$	7	46	"	
			53								"	OUT		5.0 V	IN	5.0 V	2/		"	B <sub>2</sub> to $\bar{Q}_2$	7	46	"	
	t <sub>PHL3</sub>	"	54		2/	IN	GND	Z/	OUT		"								"	Clear 1 to Q <sub>1</sub>	7	32	"	
			55								"		OUT	Z/	GND	IN	2/		"	Clear 2 to Q <sub>2</sub>	7	32	"	
	t <sub>W(MIN)</sub>	"	56		2/	5.0 V	GND	IN	OUT		"								"	Q <sub>1</sub>	35	98	"	
t <sub>W(MIN)</sub>	"	57								"		OUT	IN	GND	5.0 V	2/		"	Q <sub>2</sub>	35	98	"		
t <sub>W(MIN)</sub>	"	58	10/	2/	5.0 V	GND	IN	OUT		"								"	Q <sub>1</sub>	35	128	"		
		59								"			OUT	IN	GND	5.0 V	2/	10/	"	Q <sub>2</sub>	35	128	"	
t <sub>W</sub>	"	60	11/	11/ 12/	5.0 V	GND	1/	OUT		"								"	Q <sub>1</sub>	2.60	3.76	μs		
		61								"			OUT	1/	GND	5.0 V	11/ 12/	11/	"	Q <sub>2</sub>	2.60	3.76		
10 T <sub>C</sub> = +125°C	t <sub>PLH1</sub>	"	62		2/	5.0 V	GND	IN	OUT		"							"	A <sub>1</sub> to Q <sub>1</sub>	7	54	ns		
			63							"			OUT	IN	GND	5.0 V	2/		"	A <sub>2</sub> to Q <sub>2</sub>	7	54	"	
	t <sub>PLH2</sub>	"	64		2/	5.0 V	IN	5.0 V	OUT		"							"	B <sub>1</sub> to Q <sub>1</sub>	7	51	"		
			65								"			OUT	5.0 V	IN	5.0 V	2/	"	B <sub>2</sub> to Q <sub>2</sub>	7	51	"	
	t <sub>PLH3</sub>	"	66		2/	IN	GND	Z/		OUT	"							"	Clear 1 to Q <sub>1</sub>	7	56	"		
			67								"	OUT		Z/	GND	IN	2/		"	Clear 2 to Q <sub>2</sub>	7	56	"	
	t <sub>PHL1</sub>	"	68		2/	5.0 V	GND	IN		OUT	"							"	A <sub>1</sub> to $\bar{Q}_1$	7	61	ns		
		69								"	OUT		IN	GND	5.0 V	2/		"	A <sub>2</sub> to $\bar{Q}_2$	7	61	"		
t <sub>PHL2</sub>	"	70		2/	5.0 V	IN	5.0 V		OUT	"							"	B <sub>1</sub> to $\bar{Q}_1$	7	58	"			
		71								"	OUT		5.0 V	IN	5.0 V	2/		"	B <sub>2</sub> to $\bar{Q}_2$	7	58	"		
t <sub>PHL3</sub>	"	72		2/	IN	GND	1/	OUT		"								"	Clear 1 to Q <sub>1</sub>	7	39	"		
		73								"			OUT	1/	GND	IN	2/		"	Clear 2 to Q <sub>2</sub>	7	39	"	

See footnotes at end of table.

TABLE III. Group A inspection for device type 05 – Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.4$  V, low  $\leq 0.4$  V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Limits		Unit		
																					Test no.	C <sub>X1</sub>		R <sub>X</sub> C <sub>X1</sub>	Clear 1
10	T <sub>c</sub> = +125°C	3003 (Fig. 7)	74		2/	5.0 V	GND	IN	OUT		GND									5.0 V	Q <sub>1</sub>	35	108	ns	
			75											OUT	IN	GND	5.0 V	9/		"	Q <sub>2</sub>	35	108	"	
			76	10/	2/	5.0 V	GND	IN	OUT												"	Q <sub>1</sub>	35	140	"
			77												OUT	IN	GND	5.0 V	2/	10/	"	Q <sub>2</sub>	35	140	"
			78	11/	11/ 12/	5.0 V	GND	1/	OUT						OUT	1/	GND	5.0 V	11/ 12/	11/	"	Q <sub>1</sub>	2.60	3.91	μs
			79																		"	Q <sub>2</sub>	2.60	3.91	"
11	Same tests, terminal conditions and limits as subgroup 10, except T <sub>c</sub> = -55°C, and t <sub>W</sub> max limit = 4.10 μs.																								

- 1/ In transition from high level to low level.
- 2/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 5 kΩ resistor.
- 3/ In transition from low level to high level.
- 4/ One high logic level pulse.
- 5/ One low logic level pulse.
- 6/ Output voltages for subgroups 7 and 8: H > 1.5 V, L > 1.5 V.
- 7/ Device must be triggered before t<sub>PLH3</sub> and t<sub>PHL3</sub> can be measured (see figure 9).
- 8/ This test shall be performed for bench setup only.
- 9/ This test shall be performed for automatic test equipment only.
- 10/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through a 15 pF capacitor which includes stray, probe, and jig capacitance.
- 11/ C<sub>X</sub> connected to R<sub>X</sub>C<sub>X</sub> through a 1,000 pF capacitor.
- 12/ R<sub>X</sub>C<sub>X</sub> connected to V<sub>CC</sub> through a 10 kΩ resistor.

4.4 Technology Conformance inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End point electrical parameters shall be as specified in table II herein.

4.5 Methods of inspection. Methods of inspection shall be specified and as follows.

4.5.1 Voltage and current. All voltage values given are referenced to the microcircuit ground terminals. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service, or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to acquiring activity in addition to notification of the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of MIL-STD-883, method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.4 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43218-3990.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-STD-1331, and as follows:

- GND ----- Ground zero voltage potential.  
 $I_{IN}$  ----- Current flowing into an input terminal  
 $V_{IN}$  ----- Voltage level at an input terminal  
 $V_{IC}$  ----- Input clamp voltage

6.6 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

<u>Military device type</u>	<u>Generic-industry type</u>
01	54121
02	54122
03	54123
04	9601
05	9602
06	54121 <u>1/</u>

1/ For device type 06, the  $t_{p(OUT)1}$  maximum test limit under TABLE I and TABLE III is 168 ns at -55°C and +125°C.

6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians:  
 Army – CR  
 Navy - EC  
 Air Force - 11  
 DLA – CC

Preparing activity:  
 DLA - CC  
 Project 5962-2092

Review activities:  
 Army - MI, SM  
 Navy - AS, CG, SH, TD  
 Air Force – 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <http://assist.daps.dla.mil>.