THIS REVI	ISION DE			•	DOCUMENT LISTER	1. DATE (YYMMDD) 96-03-22	Form Approved OMB No. 0704-0188
Public reporting sources, gather estimate or any	g burden for t ring and mair other aspec	this collection is estimated intaining the data needed, a	to average 2 hours p and completing and r ation, including sug	per response, including the reviewing the collection of gestions for reducing this I	time for reviewing instruction information. Send commen purden, to Department of De	ons, searching existing data its regarding this burden efense. Washingtion	2. PROCURING ACTIVITY NO.
Headquarters S Office of Mana PLEASE DO N ISSUING CON	NOTICE OF REVISION (NOR)  THIS REVISION DESCRIBED BELOW HAS BEEN AUTHORIZED FOR THE DOCUMENT LISTED.  Public reporting burden for this collection is estimated to average 2 hours per response, including the time for reviewing instructions, searching existences, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this bestimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Department of Defense, Washington Period of Management and Budget, Paperwork Reduction Project (0704-0189, Washington, DC 20503.  PLEASE DO NOT RETURN YOUR COMPLETED FORM TO EITHER OF THESE ADDRESSED. RETURN COMPLETED FORM TO THE GOVE SISUING CONTRACTING OFFICER FOR THE CONTRACT PROCURING ACTIVITY NUMBER LISTED IN ITEM 2 OF THIS FORM.  D. ADDRESS (Street, City, State, Zip Code)  Defense Electronics Supply Center  1507 Wilmington Pike Dayton, OH 45444-5765  D. ADDRESS (Street, City, State, Zip Code)  O. TITLE OF DOCUMENT  MICROCIRCUITS, DIGITAL, 2K X 8 BIT BIPOLAR PROM, MONOLITHIC SILICON  D. NEW  10. REVISION LETTER  D. NEW		n, VA 22202-4302, and to the RM TO THE GOVERNMENT ORM.	3. DODAAC			
	·····	<del>eren ikan dibip dan disil</del> ah diberan dibiran di kabupaten disilah di bersara di bersara di bersara di bersara di Bersara di bersara di be	b. ADDRESS Defense Ele	(Street, City, State, ectronics Supply Cer	Zip Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R081-96
	ALS REVISION DESCRIBED BELOW HAS BEEN AUTHORIZED blic reporting burden for this collection is estimated to average 2 hours per responsers, gathering and maintaining the data needed, and completing and reviewing nated or any other aspect of this collection of information, including suggestions addustrers Services. Directorate for information of information, including suggestions addustrers Services. Directorate for information of information and Reports, 1215. Me collection of information including suggestions and suggestions and suggestions. The contract of this collection of information including suggestions and suggestions and suggestions. The contract of the	•		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-85526		
9. TITLE OF	DOCUM	ENT			40 051/20101115		11. ECP NO.
			BIPOLAR PRO	ο <b>Μ</b> ,		in the second	N/A
MONOLIT	HIC SILIC	ON			1	B. NEW	
	URATION	I ITEM (OR SYSTEM	I) TO WHICH E	CP APPLIES			
13. DESCRI	PTION OF	REVISION				,	
Page 1:	Revisio Revisio	ons description co ons date column; a	otumn; add "Cl add "96-03-22"		nce with NOR 5962	-R081-96".	
	Rev sta	atus of pages; for	page 1, add	"B".			
Page 1:	Add "CL	JRRENT CAGE CODE 6	7268" as sho	wn on the attache	d sheet.		*.
Revisions description column; add "Changes in accordance with NOR 5962-RO81-96". Revisions date column; add "96-03-22". Revision level block; add "B". Rev status of pages; for page 1, add "B".							
101.11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1).11(1)							
14. THIS SE	CTION FO	OR GOVERNMENT L	JSE ONLY				
a. (X one)	х	(1) Existing docume	ent supplement	ed by the NOR may	be used in manufactu	ıre.	·
		(2) Revised docum	ent must be rec	eived before manufa	acturer may incorpora	te this change.	
		(3) Custodian of ma	aster document	shall make above re	evision and furnish rev	vised document.	
b. ACTIVITY	AUTHOR	<u> </u>	<del></del>		.,	First, Middle Initial, Last	)
DESC-ELD	S				Michael A. Frye		
d. TITLE	· · · · · · · · · · · · · · · · · · ·	and the state of t	***************************************	e. SIGNATURE			f. DATE SIGNED
Chief, Micr	oelectroni	cs	· ·	Michael A. Frye			(YYMMDD) 96-03-22
15a. ACTIVI	TY ACCO	MPLISHING REVISION	NC	b. REVISION COM	IPLETED (Signature)		c. DATE SIGNED
DESC-ELD	CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECRAII  DESCRIPTION OF REVISION  Page 1: Revisions ltr column; add "B". Revisions description column; add "Cha Revisions date column; add "96-03-22". Revision level block; add "B". Rev status of pages; for page 1, add "  Page 1: Add "CURRENT CAGE CODE 67268" as shown  THIS SECTION FOR GOVERNMENT USE ONLY  X one)  X (1) Existing document supplemented (2) Revised document must be received (3) Custodian of master document should be compared to the colour of the col		Gary L. Gross			(YYMMDD) 96-03-22	

DD Form 1695, APR 92

Previous editions are obsolete.


REVISIONS APPROVED DATE LTR **DESCRIPTION** 22 June Reword paragraph 4.3.1d. Maldand Update vendor's part numbers. 1987 Editorial changes throughout. REV PAGE REV **REV STATUS OF PAGES PAGES** PREPARED BY **MILITARY DRAWING Defense Electronics** Sandra Rooney **Supply Center** This drawing is available for use by Dayton, Ohio all Departments and Agencies of the BY Department of Defense TITLE: MICROCIRCUITS, DIGITAL, 2K X 8 BIT BIPOLAR PROM, MONOLITHIC SILICON Original date of drawing: 18 September 1986 CODE IDENT. NO. NO. SIZE DWG 5962 - 85526 14933 AMSC N/A REV OF PAGE Α 16 5962-E423

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86



- $1.1\,$  Scope. This drawing describes device requirements for class B microcircuits in accordance with  $1.2.1\,$  of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Device type         Generic number           01         27PS191           02         27PS191A	Circuit function	Access time
01	27PS191	2048 X 8-bit bipolar PROM (three-state)	75 ns
02	27PS191A	2048 X 8-bit bipolar PROM (three-state)	65 ns
03	27PS291	2048 X 8-bit bipolar PROM (three-state)	75 ns
04	27PS291A	2048 X 8-bit bipolar PROM (three-state)	65 ns

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter Case outline April	
J D-3 (24-lead, 1/2" X 1 1/4"), dual-in-line package	
K F-6 (24-lead, 3/8" X 5/8"), flat package $f(p, z)$	
L D-9 (24-lead, 1/4" X 1 1/4"), dual-in-line package Cp 2 3	- 7 -
x C-12 (32-terminal, .450" x .550"), rectangular chip life typi	EESS
3 C-4 (28-terminal, .450" X .450"), square chip carrier	

MILITARY DRAWING	SIZE	14933	DWG NO		2-85526	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV		PAGE	2	

1

1.3 Absolute maximum ratings.

-0.5 V dc to +7.0 V dc -0.5 V dc to +5.5 V dc -65°C to + 150°C Supply voltage range- - - - - - - - - - - - - -Input voltage range - - - - - - - - - - - -Storage temperature range - - - - - - - - - - -Maximum power dissipation  $(P_D) \frac{1}{2} / - - - - - - -$ 1.02 W Lead temperature (soldering, 10 seconds) - - - - -300°C Thermal resistance, junction-to-case  $(\theta_{JC})$ : 2/See MIL-M-38510, appendix C 80°C/W 3/ 80°C/W 3/ DC voltage applied to outputs (except during programming)-------0.5 V to  $+V_{CC}$  maximum DC voltage applied to outputs during programming --Output current into outputs during programming (maximum duration of 1 s) - - - - -DC input current- - - --30 mA to +5 mA

1.4 Recommended operating conditions.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification and standard</u>. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

### SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 1/ Must withstand the added P<sub>D</sub> due to short circuit test (e.g.,  $I_{OS}$ ).
- 2/ Heat sinking is recommended to reduce the junction temperature.
- 3/ When a thermal resistance value for this case is included in MIL-M-38510, appendix C, that value shall supersede the value indicated herein.

MILITARY DRAWING	SIZE A	1933 4933	DWG NO	5962-8	5526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		 REV		PAGE	3

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
- 3.2.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 Programmed device. The requirements for supplying programmed devices are not part of this drawing.
  - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Yerification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	14933	DWG NO. 5962-85526	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 4	

Test	Symbol	Conditions	  Group A	Device	Limi	Unit	
		Conditions   -55°C ≤ T <sub>C</sub> ≤ +125°C	1,2,3 A11   2.0     1,2,3   A11   -250     1,2,3   A11   -15   -90     1,2,3   A11   185	; ; !			
Output high voltage	I V <sub>OH</sub>	VCC = MIN,   I <sub>OH</sub> = -2.0 mA   V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1,2,3	A11	12.4	1 1	<b>V</b>   
Output low voltage	Y <sub>OL</sub>   1 	V <sub>CC</sub> = MIN,   I <sub>OL</sub> = 16 mA   V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1,2,3	A11     		  0.50     	<b>V</b>     
Input high level	  VIH	  Guaranteed input logical  high voltage for all inputs <u>1</u> /	1,2,3	A11   	2.0		V   V
Input low level	V <sub>IL</sub>	Guaranteed input logical   low voltage for all inputs 1/	1,2,3	   A11 	     	  0.8 	٧
Input low current	IIL	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.45 V	1,2,3	A11 	 	-250	μА
Input high current	IIH	VCC = MAX,	1,2,3	   A11 		40	μА
Output short circuit current	Ios	V <sub>CC</sub> = MAX,   V <sub>OUT</sub> = 0.0 V <u>2</u> /	1,2,3	A11     	-15   	-90   	mΑ
ower supply current	Icc	All inputs = GND	1,2,3	A11		185	m <b>A</b>
ower down supply current	ICCD		1,2,3	i A11	     	80	mΑ
nput clamp voltage	VI	V <sub>CC</sub> = MIN,   I <sub>IN</sub> = -18 mA	1,2,3	   All 	l   	-1.2   -1.2	٧
utput leakage current	ICEX	V <sub>CC</sub> = MAX	1,2,3	All	1	40	μА

See footnotes at end of table.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE 5

	TABLE I. E	Electrical performance characte	<u>ristics</u> - Conti	nued.			
Test	Symbol		Group A  subgroups	Device  type	Limi    Min 	Unit	
Input capacitance	CIN	$V_{IN} = 2.0 \text{ V at } f = 1 \text{ MHz}$	4	A11		8	pF
Output capacitance	C <sub>OUT</sub>	$V_{OUT} = 2.0 \text{ V at } f = 1 \text{ MHz}$	4	A11		14	pF
Address access time	t <sub>AA</sub>	See figures 4 and 5	9,10,11	01, 03 02, 04		75   75   65	ns ns
Enable access time	t <sub>EA</sub>	See figures 4 and 5   <u>5</u> /	9,10,11	01, 03  02, 04		90	ns ns
Enable recovery time	t <sub>ER</sub>	See figures 4 and 5   <u>5</u> /	9,10,11	01, 03 02, 04		45   30	ns ns
Power switched address access time	tAAPS	See figures 4 and 5	9,10,11	01, 03  02, 04		   90   75 	ns ns

- 1/ These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 2/ Not more than one output should be shorted at a time. Duration of the short circuit should not be more than 1 second.
- $\frac{3}{2}$  These parameters are not 100 percent tested, but are tested initially and after any design or process change affecting CIN or COUT.
- $\underline{4}/$  t<sub>AA</sub> is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 30 pF.
- $5^{\prime}$   $t_{EA}$  is tested with  $C_L$  = 30 pF to the 1.5 V level;  $S_1$  is open for high impedance to high tests and closed for high impedance to low tests.  $t_{ER}$  is tested with  $C_L$  = 5 pF. High to high impedance tests are made with  $S_1$  open to an output voltage of  $v_{OH}$  -0.5 V with  $S_1$  open; low-to-high impedance tests are made to the  $v_{OL}$  +0.5 V level with  $S_1$  closed.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 6
DESC FORM 193A FEB 86		<b>†</b>	

Downloaded from **Elcodis.com** electronic components distributor

Cases J, K, and L  $\mathsf{v_{CC}}\ \mathsf{A_8}\ \mathsf{A_9}\ \mathsf{A_{10}}\ \overline{\mathsf{CS}}_1\ \mathsf{cs_2}\ \mathsf{cs_3}\ \mathsf{o_7}\ \mathsf{o_6}\ \mathsf{o_5}\ \mathsf{o_4}\ \mathsf{o_3}$ 24 23 22 21 20 19 18 17 16 15 14 13 10 11 12 2 A3 A2 A1 A0 00 01 02 GND A7 A6 A5 A4 Case X Case 3 A6 A7 NC NC VCC NC A8 A5 A6 A7 NC VCC A8 1 32 28 27 26 25 A<sub>10</sub> 3 2 Α4 A<sub>10</sub> Aз 6 NC 24 CS<sub>1</sub> Aз t̄ cs₂ A2 ٨2 CS<sub>1</sub> 23  $\mathbf{A}_{1}$  $cs_2$ 22 ( cs3 A<sub>0</sub> 21 NC Aο cs<sub>3</sub> 10 NC NC 20 } 07 00 19 06 00 07 01 06 01 02 GND NC 03 04  $0_2$  NC GND  $0_3$  NC  $0_4$   $0_5$ NOTE: Pin 1 is marked for orientation FIGURE 1. Terminal connections. CODE IDENT. NO. SIZE DWG NO. **MILITARY DRAWING** 14933 Α 5962-85526 **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO REV PAGE DESC FORM 193A **FEB 86** 


   Word    no. 	   Enable 		\ \ !	Address												<u>i</u> !	Data					
	$\frac{\overline{cs_1}}{cs_1}$	cs <sub>2</sub>	CS <sub>3</sub>	A   10	A <sub>9</sub>	   A <sub>8</sub>   8	   A <sub>7</sub> 	A <sub>6</sub>	   A <sub>5</sub> 	  A <sub>4</sub>	  A <sub>3</sub>	  A <sub>2</sub> 	   A <sub>1</sub>	I <sup>A</sup> 0		0 1 1	1 10 <sub>2</sub>	10 <sub>3</sub>	04	05	06	0,
l NA	l L	H	   H 	I X	X	X	I X	X   X	I X	I X	I X	IX I	X	X	   L 	   L 	   L 	l l L l	   L 	   L 	L	   L 
<del> </del>   	i L	   H	l L	X	X	l X	i x	X	I X	X   X	I X I	T  X 	X	l X	ОС	oc	1 10c	   0C 	oc	loc I	0C	ОС
<u>;                                      </u>	   L	l L	   H 	X	X	l X	i x	X	I X	I  X 	  X 	X	   X 	X	loc l	OC	loc l	T LOC I	OC	loc l	   0C 	   0C 
i	i H	<del>.</del>   н	<del>Т</del>	İX	i x	l X	l X	X	T IX	l X	IX	l X	X	T X	loc	OC.	1 10C	OC	OC.	loc	OC.	ОС


# NOTES:

NA = Not applicable. X = Input may be high level, low level, or open circuit.OC = Open circuit (high resistance output).

FIGURE 2. Truth table.


MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	14933	DWG NO.	5962-85	5526
		REV		PAGE	8





NOTE: Level on output while  $\overline{\text{CS}}_1$ , is high or  $\text{CS}_2$  or  $\text{CS}_3$  are low is determined externally.

# KEY TO SWITCHING WAVEFORMS



# FIGURE 5. Switching waveform.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 10
DESC FORM 193A		<b>A</b>	

FEB 86

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test (method 1015 of MIL-STD-883).
    - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{\rm IN}/C_{\rm OUT}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
    - d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroups 9, 10, and 11. Either of two techniques is acceptable:
      - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test pattern shall be verified on all devices during subgroups 9, 10, and 11, group A testing in accordance with the sampling plan specified in MIL-STD-883, method 5005.
      - (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than four total device failures allowable. Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroup 9, 10, and 11. If more than two devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than four total device failures allowable.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933		DWG NO. 5962-85526		
			REV	A		PAGE


- 4.3.2 Groups C and D inspections.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
    - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125$ °C, minimum.
    - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
  - c. The group C, subgroup sample shall include devices tested in accordance with paragraph 4.3.1d.

TABLE II. Electrical test requirements.

   MIL-STD-883 test requirements 	Subgroups (per method   5005, table I) 1/
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004) for unprogrammed devices	1 1 2/, 2, 3, 7 2/ 3/, 1 8 3/, 9, 10, 11
Final electrical test parameters (method 5004) for programmed devices	1 2/, 2, 3, 7 <u>2</u> / <u>3</u> /,   8 <u>3</u> /, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7 <u>3/, 8 3/,</u>   9, 10, 11 
Groups C and D end-point  electrical parameters  (method 5005)	1, 2, 3, 7 <u>3</u> /, 8 <u>3</u> /
Additional electrical subgroups for group C periodic inspections	

- $\underline{1}^{\prime}$  Any or all subgroups may be combined when using high speed memory testers.
- 2/ PDA applies to subgroups 1 and 7.
- $\underline{3/}$  Subgroups 7 and 8 shall consist of verifying the pattern specified.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 12	



- a. Connect the device in the electrical configuration for programming. The waveforms on figure 6 and the programming characteristics of table III shall apply to these procedures.
- b. Terminate all outputs to  $V_{f ONP}$  through a pull-up resistor R.
- c. Apply V<sub>CCP</sub> to V<sub>CC</sub>.
- d. Connect  $\overline{\text{CS}}_1$  to  $V_{\text{ILP}}$ ; connect  $\text{CS}_2$  and  $\text{CS}_3$  to  $V_{\text{IHP}}$ .
- e. Address the PROM with the binary address of the selected word to be programmed.
- f. After a delay of  $t_1$ , apply  $V_{OP}$  for a duration of  $t_p$  + rise time of CS $_1$  input +  $t_2$  to the output selected for programming. After a delay of  $t_2$  + rise time of programmed output, apply  $V_{CS_1P}$  for a duration of  $t_p$  + rise time of programmed output +  $t_3$  to the CS $_1$  input; CS $_1$  is then reduced to  $V_{ILP}$ .
- g. After a delay of t4, opening of the fuse is verified. During verification,  $V_{\text{CCP}}$  remains unchanged at  $V_{\text{CCP}}$ .
- h. The outputs should be programmed one at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
- i. Repeat steps 4.4a through 4.4g for all bits to be programmed.
- j. If any unit does not verify as programmed, it shall be considered a programming reject.

TABLE III. Programming characteristics for method A.

Test	Symbol	Conditions Tc = +25°C	Li	nits	Unit
		$T_{C} = +25^{\circ}C$ 1/ 2/ 3/ 4/	Min	Max	i I
V <sub>CC</sub> during programming	VCCP		5.0	5.5	٧
Input high level during programming	V <sub>IHP</sub>		2.4	5.5	٧
Input low level during programming	VILP		0.0	0.45	٧
CS <sub>1</sub> voltage during programming	VCS <sub>1</sub> P		14.5	15.5	٧

See footnotes at end of table.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO. 5962-85526
		REV	PAGE 13

Took	Chal	Conditions To - +25°C	Lin	Limits		
Test	Symbol   	T <sub>C</sub> = +25°C 1/2/3/4/	Min	Max	Unit	
Output voltage during programming	Y <sub>OP</sub>		19.5	20.5	٧	
Voltage on outputs not to be programmed	YONP		i   0 	V <sub>CCP</sub> 1+0.3	٧	
Current into outputs not to be programmed	IONP		1	20	mA	
Rate of output voltage change	d(V <sub>OP</sub> ) /dt		20	250	   <b>V</b> /μs 	
Rate of CS <sub>1</sub> voltage change	d(VCS <sub>1</sub> ) /dt		100	1000	V/μS	
Programming period	l t <sub>p</sub>		50	100	μS	

- 1/ All delays between edges are specified from completion of the first edge to beginning of the second edge: i.e., not to the midpoints.
- 2/ Delays  $t_1,\ t_2,\ t_3,$  and  $t_4$  must be greater than 100 ns, maximum delays of 1  $\mu s$  are recommended to minimize heating during programming.
- 3/ During  $t_{\gamma}$ , the output being programmed is switched to the load R and read to determine if the fuse is open.
- 4/ Outputs not being programmed are connected to  $v_{\rm ONP}$  through resistor R which provides output current limiting.

MILITARY DRAWING	SIZE	14933	<b>[</b>	DWG NO. 5962-85526	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	,,	REV		PAGE	.14




FIGURE 6. Programming waveform.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	D. DWG NO. 5962-85526	
		REV	PAGE	15

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing     part number	Vendor     CAGE     number	Vendor similar part number 1/	Replacement  military specification   part number
5962-8552601JX -	34335	AM27PS191/BJA	
5962-8552601KX	34335	AM27PS191/8KA	
1 5962-8552601XX	34335	AM27PS191/BUA	
Í 5962-85526013X	34335	AM27PS191/B3A	
5962-8552602JX	34335	AM27PS191A/BJA	1
5962-8552602KX	34335	AM27PS191A/BKA	
5962-8552602XX	34335	AM27PS191A/BUA	
5962-85526023X	34335	AM27PS191A/B3A	1 1
1 5962-8552603LX	34335	AM27PS291/BLA	
5962-8552604LX	34335	AM27PS291A/BLA	
	1		1

 $\frac{1}{to~this}$  Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE	Vendor name	Programming	Fusable
number	and address	procedure	<u>link</u>
34335	Advanced Micro Devices, Incorporated 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088	Α	Platinum silicide fuse

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO. 5962-85526
		REV A	PAGE 16

DESC FORM 193A FEB 86

012615 \_ \_ \_