

# SYNCHRONOUS ETHERNET WAN PLL IDT82V3355

Version -March 3, 2009

6024 Silver Creek Valley Road, San Jose, CA 95138
Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775
Printed in U.S.A.
© 2007 Integrated Device Technology, Inc.

DISCLAIMER  Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and	to supply the best pos-
sible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no repre described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any pater rights, of Integrated Device Technology, Inc.	sentations that circuitry nt, patent rights or other
LIFE SUPPORT POLICY Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to su	uch intended use is exe-
cuted between the manufacturer and an officer of IDT.  1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.	, when properly used in
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device of safety or effectiveness.	or system, or to affect its



# **Table of Contents**

	A T11	DEC		_
FE	AIU			
			IGHTS	
			EATURES	
			R FEATURES	
			NS	
			N	
FU	NCT	IONAL	. BLOCK DIAGRAM 1	11
			SNMENT	
			RIPTION	
			VAL DESCRIPTION	
J				
			ER CLOCK	
	3.3		CLOCKS & FRAME SYNC SIGNALS	
			Input Clocks	
	2.4		Frame SYNC Input Signals	
			CLOCK PRE-DIVIDER	
	3.5		CLOCK QUALITY MONITORING	
			Activity Monitoring	
			Frequency Monitoring	
	3.6		DPLL INPUT CLOCK SELECTION	
			External Fast Selection (T0 only)	
			Forced Selection	
			Automatic Selection	
	3.7		TED INPUT CLOCK MONITORING	
		3.7.1	T0 / T4 DPLL Locking Detection	
			3.7.1.1 Fast Loss	
			3.7.1.2 Coarse Phase Loss	
			3.7.1.3 Fine Phase Loss	
			3.7.1.4 Hard Limit Exceeding	
			Locking Status	
			Phase Lock Alarm (T0 only)	
			TED INPUT CLOCK SWITCH	
			Input Clock Validity	
		3.8.2	Selected Input Clock Switch	
			3.8.2.1 Revertive Switch	
			3.8.2.2 Non-Revertive Switch (T0 only)	
			Selected / Qualified Input Clocks Indication	
	3.9	SELEC	TED INPUT CLOCK STATUS VS. DPLL OPERATING MODE	
		3.9.1	T0 Selected Input Clock vs. DPLL Operating Mode	
			T4 Selected Input Clock vs. DPLL Operating Mode	
	3.10		DPLL OPERATING MODE	
		3.10.1	T0 DPLL Operating Mode	
			3.10.1.1 Free-Run Mode	
			3.10.1.2 Pre-Locked Mode	
			3.10.1.3 Locked Mode	
			3 10 1 3 1 Temp. Holdover Mode	21

			3.10.1.4 Lost-Phase Mode	
			3.10.1.5 Holdover Mode	31
			3.10.1.5.1 Automatic Instantaneous	32
			3.10.1.5.2 Automatic Slow Averaged	32
			3.10.1.5.3 Automatic Fast Averaged	
			3.10.1.5.4 Manual	
			3.10.1.5.5 Holdover Frequency Offset Read	
			3.10.1.6 Pre-Locked2 Mode	
		3 10 2	T4 DPLL Operating Mode	
		0.10.2	3.10.2.1 Free-Run Mode	
			3.10.2.2 Locked Mode	
			3.10.2.3 Holdover Mode	
	2 11	T0 / T4	DPLL OUTPUT	
	3.11		PFD Output Limit	
			Frequency Offset Limit	
			PBO (T0 only)	
			Phase Offset Selection (T0 only)	
		3.11.5	Four Paths of T0 / T4 DPLL Outputs	
			3.11.5.1 T0 Path	
			3.11.5.2 T4 Path	
			APLL	
	3.13		JT CLOCKS & FRAME SYNC SIGNALS	
			Output Clocks	
			Frame SYNC Output Signals	
			RUPT SUMMARY	
			D T4 SUMMARY	
			R SUPPLY FILTERING TECHNIQUES	
			ARD APPLICATION	
4			OCESSOR INTERFACE	
5	JTA	G		46
6			MMING INFORMATION	
•			TER MAP	
			TER DESCRIPTION	
	0.2		Global Control Registers	
			Interrupt Registers	
			Input Clock Frequency & Priority Configuration Registers	
			Input Clock Quality Monitoring Configuration & Status Registers	
			T0 / T4 DPLL Input Clock Selection Registers	
			T0 / T4 DPLL State Machine Control Registers	
			T0 / T4 DPLL & APLL Configuration Registers	
			Output Configuration Registers PBO & Phase Offset Control Registers	
7	TLIF		Synchronization Configuration Registers	
1	IHE		. MANAGEMENT	
	7.1		TION TEMPERATURE	
	7.2		PLE OF JUNCTION TEMPERATURE CALCULATION	
_	7.3		SINK EVALUATION	
8	ELE	CTRIC	CAL SPECIFICATIONS1	113
	8.1		LUTE MAXIMUM RATING	
	8.2	RECO	MMENDED OPERATION CONDITIONS	113
	8.3	I/O SPI	ECIFICATIONS	114
		8.3.1	CMOS Input / Output Port	114
		022	PECL / LVDS Input / Output Port	115

#### IDT82V3355

#### SYNCHRONOUS ETHERNET WAN PLL

8.3.2.1 PECL Input / Output Port	115
8.3.2.2. I.VDS Input / Output Port	117
8.4 JITTER & WANDER PERFORMANCE	118
8.5 OUTPUT WANDER GENERATION	
8.6 INPUT / OUTPUT CLOCK TIMING	
8.7 OUTPUT CLOCK TIMING	
ORDERING INFORMATION	



# **List of Tables**

Table 1:	Pin Description	13
Table 2:	Related Bit / Register in Chapter 3.2	17
Table 3:	Related Bit / Register in Chapter 3.3	18
Table 4:	Related Bit / Register in Chapter 3.4	19
Table 5:	Related Bit / Register in Chapter 3.5	21
Table 6:	Input Clock Selection for T0 Path	22
Table 7:	Input Clock Selection for T4 Path	22
	External Fast Selection	
	'n' Assigned to the Input Clock	
	Related Bit / Register in Chapter 3.6	
	Coarse Phase Limit Programming (the selected input clock of 2 kHz, 4 kHz or 8 kHz)	
	Coarse Phase Limit Programming (the selected input clock of other than 2 kHz, 4 kHz and 8 kHz)	
	Related Bit / Register in Chapter 3.7	
	Conditions of Qualified Input Clocks Available for T0 & T4 Selection	
	Related Bit / Register in Chapter 3.8	
	T0 DPLL Operating Mode Control	
	T4 DPLL Operating Mode Control	
	Related Bit / Register in Chapter 3.9	
	Frequency Offset Control in Temp-Holdover Mode	
	Frequency Offset Control in Holdover Mode	
	Holdover Frequency Offset Read	
	Related Bit / Register in Chapter 3.10	
	Related Bit / Register in Chapter 3.11	
	Related Bit / Register in Chapter 3.12	
	Outputs on OUT1 & OUT2 if Derived from T0/T4 DPLL Outputs	
	Outputs on OUT1 & OUT2 if Derived from T0 APLL	
	Outputs on OUT1 & OUT2 if Derived from T4 APLL	
	Frame Sync Input Signal Selection	
	Synchronization Control	
	Related Bit / Register in Chapter 3.13	
	Related Bit / Register in Chapter 3.14	
	Read Timing Characteristics in Serial Mode	
	Write Timing Characteristics in Serial Mode  Write Timing Characteristics in Serial Mode	
	JTAG Timing Characteristics	
	Register List and Map	
	Power Consumption and Maximum Junction Temperature	
	Thermal Data	
	Absolute Maximum Rating	
	Recommended Operation Conditions	
	CMOS Input Port Electrical Characteristics	
	CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics	
	CMOS Output Port with Internal Pull-Down Resistor Electrical Characteristics	
	CMOS Output Port Electrical Characteristics	
	PECL Input / Output Port Electrical Characteristics	
	LVDS Input / Output Port Electrical Characteristics	
	Output Clock Jitter Generation	
	Output Clock Phase Noise	
i able 48:	Input Jitter Tolerance (155.52 MHz)	119

#### IDT82V3355

#### SYNCHRONOUS ETHERNET WAN PLL

Table 49:	Input Jitter Tolerance (1.544 MHz)	119
Table 50:	Input Jitter Tolerance (2.048 MHz)	119
Table 51:	Input Jitter Tolerance (8 kHz)	119
Table 52:	T0 DPLL Jitter Transfer & Damping Factor	120
Table 53:	T4 DPLL Jitter Transfer & Damping Factor	120
Table 54:	Input/Output Clock Timing	122
Table 55:	Output Clock Timing	124

List of Tables 7 March 3, 2009



# **List of Figures**

Figure 1.	Functional Block Diagram	11
	Pin Assignment (Top View)	
Figure 3.	Pre-Divider for An Input Clock	19
Figure 4.	Input Clock Activity Monitoring	20
Figure 5.	External Fast Selection	22
Figure 6.	T0 Selected Input Clock vs. DPLL Automatic Operating Mode	29
Figure 7.	T4 Selected Input Clock vs. DPLL Automatic Operating Mode	30
Figure 8.	On Target Frame Sync Input Signal Timing	39
Figure 9.	0.5 UI Early Frame Sync Input Signal Timing	39
Figure 10.	0.5 UI Late Frame Sync Input Signal Timing	40
Figure 11.	1 UI Late Frame Sync Input Signal Timing	40
	IDT82V3355 Power Decoupling Scheme	
Figure 13.	Line Card Application	43
Figure 14.	Serial Read Timing Diagram (CLKE Asserted Low)	44
Figure 15.	Serial Read Timing Diagram (CLKE Asserted High)	44
Figure 16.	Serial Write Timing Diagram	45
Figure 17.	JTAG Interface Timing Diagram	46
Figure 18.	Recommended PECL Input Port Line Termination	15
	Recommended PECL Output Port Line Termination	
Figure 20.	Recommended LVDS Input Port Line Termination	17
-	Recommended LVDS Output Port Line Termination	
•	Output Wander Generation	
Figure 23.	Input / Output Clock Timing	22



# SYNCHRONOUS ETHERNET WAN PLL

IDT82V3355

#### **FEATURES**

#### **HIGHLIGHTS**

- · The first single PLL chip:
  - Features 0.1 Hz to 560 Hz bandwidth
  - Provides node clock for ITU-T G.8261/G.8262 Synchronous Ethernet
  - Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements
  - Provides node clocks for Cellular and WLL base-station (GSM and 3G networks)
  - Provides clocks for DSL access concentrators (DSLAM), especially for Japan TCM-ISDN network timing based ADSL equipments

#### **MAIN FEATURES**

- Provides an integrated single-chip solution for Synchronous Equipment Timing Source, including Stratum 3, SMC, 4E and 4 clocks
- Employs DPLL and APLL to feature excellent jitter performance and minimize the number of the external components
- Integrates T0 DPLL and T4 DPLL; T4 DPLL locks independently or locks to T0 DPLL
- Supports Forced or Automatic operating mode switch controlled by an internal state machine; the primary operating modes are Free-Run, Locked and Holdover
- Supports programmable DPLL bandwidth (0.1 Hz to 560 Hz in 11 steps) and damping factor (1.2 to 20 in 5 steps)
- Supports 1.1X10<sup>-5</sup> ppm absolute holdover accuracy and 4.4X10<sup>-8</sup> ppm instantaneous holdover accuracy
- Supports PBO to minimize phase transients on T0 DPLL output to be no more than 0.61 ns
- Supports phase absorption when phase-time changes on T0 selected input clock are greater than a programmable limit over an interval of less than 0.1 seconds
- Supports programmable input-to-output phase offset adjustment
- Limits the phase and frequency offset of the outputs
- · Supports manual and automatic selected input clock switch

- Supports automatic hitless selected input clock switch on clock failure
- Supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing
- Provides three 2 kHz, 4 kHz or 8 kHz frame sync input signals, and a 2 kHz and an 8 kHz frame sync output signals
- Provides 5 input clocks whose frequency cover from 2 kHz to 622.08 MHz
- Provides 2 output clocks whose frequency cover from 1 Hz to 622.08 MHz
- Provides output clocks for BITS, GPS, 3G, GSM, etc.
- Supports PECL/LVDS and CMOS input/output technologies
- Supports master clock calibration
- Supports Line Card application
- Meets Telcordia GR-1244-CORE, GR-253-CORE, ITU-T G.812, ITU-T G.813 and ITU-T G.783 criteria

#### **OTHER FEATURES**

- Serial microprocessor interface mode
- IEEE 1149.1 JTAG Boundary Scan
- Single 3.3 V operation with 5 V tolerant CMOS I/Os
- 64-pin TQFP package, Green package options available

#### **APPLICATIONS**

- BITS / SSU
- SMC / SEC (SONET / SDH)
- DWDM cross-connect and transmission equipments
- · Synchronous Ethernet equipments
- Central Office Timing Source and Distribution
- · Core and access IP switches / routers
- Gigabit and Terabit IP switches / routers
- IP and ATM core switches and access equipments
- Cellular and WLL base-station node clocks
- Broadband and multi-service access equipments
- Any other telecom equipments that need synchronous equipment system timing

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

#### **DESCRIPTION**

The IDT82V3355 is an integrated, single-chip solution for the Synchronous Equipment Timing Source for Stratum 3, SMC, 4E and 4 clocks in SONET / SDH equipments, DWDM and Wireless base station, such as GSM, 3G, DSL concentrator, Router and Access Network applications.

The device supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing.

Based on ITU-T G.783 and Telcordia GR-253-CORE, the device consists of T0 and T4 paths. The T0 path is a high quality and highly configurable path to provide system clock for node timing synchronization within a SONET / SDH network. The T4 path is simpler and less configurable for equipment synchronization. The T4 path locks independently from the T0 path or locks to the T0 path.

An input clock is automatically or manually selected for T0 and T4 each for DPLL locking. Both the T0 and T4 paths support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode, the DPLL refers to the master clock. In Locked mode, the DPLL locks to

the selected input clock. In Holdover mode, the DPLL resorts to the frequency data acquired in Locked mode. Whatever the operating mode is, the DPLL gives a stable performance without being affected by operating conditions or silicon process variations.

If the DPLL outputs are processed by T0/T4 APLL, the outputs of the device will be in a better jitter/wander performance.

The device provides programmable DPLL bandwidths: 0.1 Hz to 560 Hz in 11 steps and damping factors: 1.2 to 20 in 5 steps. Different settings cover all SONET / SDH clock synchronization requirements.

A high stable input is required for the master clock in different applications. The master clock is used as a reference clock for all the internal circuits in the device. It can be calibrated within ±741 ppm.

All the read/write registers are accessed through a serial microprocessor interface. The device supports Serial microprocessor interface mode only.

The device can be used typically in Chapter 3.17 Line Card Application.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram

#### 1 PIN ASSIGNMENT




Figure 2. Pin Assignment (Top View)

#### 2 PIN DESCRIPTION

**Table 1: Pin Description** 

Name	Pin No.	I/O	Туре	Description <sup>1</sup>				
	Global Control Signal							
OSCI	6	I	CMOS	OSCI: Crystal Oscillator Master Clock A nominal 12.8000 MHz clock provided by a crystal oscillator is input on this pin. It is the master clock for the device.				
FF_SRCSW	13	l pull-down	CMOS	FF_SRCSW: External Fast Selection Enable  During reset, this pin determines the default value of the EXT_SW bit (b4, 0BH) <sup>2</sup> . The EXT_SW bit determines whether the External Fast Selection is enabled.  High: The default value of the EXT_SW bit (b4, 0BH) is '1' (External Fast selection is enabled);  Low: The default value of the EXT_SW bit (b4, 0BH) is '0' (External Fast selection is disabled).  After reset, this pin selects an input clock pair for the T0 DPLL if the External Fast selection is enabled:  High: Pair IN1_CMOS / IN1_DIFF is selected.  Low: Pair IN2_CMOS / IN2_DIFF is selected.  After reset, the input on this pin takes no effect if the External Fast selection is disabled.				
SONET/SDH	64	l pull-down	CMOS	SONET/SDH: SONET / SDH Frequency Selection During reset, this pin determines the default value of the IN_SONET_SDH bit (b2, 09H): High: The default value of the IN_SONET_SDH bit is '1' (SONET); Low: The default value of the IN_SONET_SDH bit is '0' (SDH). After reset, the value on this pin takes no effect.				
RST	48	l pull-up	CMOS	RST: Reset A low pulse of at least 50 µs on this pin resets the device. After this pin is high, the device will still be held in reset state for 500 ms (typical).				
			Frame S	Synchronization Input Signal				
EX_SYNC1	28	I pull-down	CMOS	EX_SYNC1: External Sync Input 1 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.				
EX_SYNC2	33	l pull-down	CMOS	EX_SYNC2: External Sync Input 2 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.				
EX_SYNC3	35	l pull-down	CMOS	EX_SYNC3: External Sync Input 3 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.				
				Input Clock				
IN1_CMOS	29	l pull-down	CMOS	N1_CMOS: Input Clock 1   A 2 kHz, 4 kHz, N x 8 kHz <sup>3</sup> , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.				
IN2_CMOS	30	l pull-down	CMOS	N2_CMOS: Input Clock 2 A 2 kHz, 4 kHz, N x 8 kHz <sup>3</sup> , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.				
IN1_POS	23			IN1_POS / IN1_NEG: Positive / Negative Input Clock 1 A 2 kHz, 4 kHz, N x 8 kHz <sup>3</sup> , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz,				
IN1_NEG	24		PECL/LVDS	25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz clock is differentially input on this pair of pins. Whether the clock signal is PECL or LVDS is automatically detected.				
IN2_POS	25		PECL/LVDS	IN2_POS / IN2_NEG: Positive / Negative Input Clock 2  A 2 kHz, 4 kHz, N x 8 kHz <sup>3</sup> , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz				
IN2_NEG	26	'	LOUILVIO	clock is differentially input on this pair of pins. Whether the clock signal is PECL or LVDS is automatically detected.				

Pin Description 13 March 3, 2009

Table 1: Pin Description (Continued)

N3_CMOS   1901-down	Name	Pin No.	I/O	Туре	Description <sup>1</sup>
September   Processor   Proc	INID OMOC	24	ı	CMOC	
FRSYNC_2K	IIN3_CIVIOS	34	pull-down	CIVIOS	
MFRSYNC_2K  18  O CMOS  MFRSYNC_2K: 2 kHz Multiframe Sync Output A 2 kHz signal is output on this pin.  Output Clock  OUT1_POS  19  O PECLIVOS  MFRSYNC_2K: 2 kHz Multiframe Sync Output A 2 kHz signal is output on this pin.  OUT1_POS OUT1_NEG: Positive / Negative Output Clock 1 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 4 N x T1 5, N x 13.0 MHz 5, N x 3.84 MHz 7, S MHz, 12 kMz, 2 kHz, 3 the 4 kHz, 2 kHz, 4 kHz, 2 kHz, 4 kHz, 2 kHz, 4 kHz, 3 the 4 kHz, 3 th			•	Output F	rame Synchronization Signal
OUT1_POS 19 O OUT1_NEG Positive / Negative Output Clock 1 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 4, N x T1 5, N x 13.0 MHz, 5, N x 3.84 MHz, 75 MHz, 10 MHz, 20 MHz, 25 MHz, 155.2 MHz, 155.2 MHz, 21 MHz, 310.5 MHz, 312.5 MHz or 622.08 MHz dock is differentially output on this pair of pins.  OUT2 56 O CMOS 5 MHz dock is differentially output on this pair of pins.  OUT2 OUT2 OUT2 OUT2 OUT2 OUT2 OUT2 OUT2	FRSYNC_8K	17	0	CMOS	
OUT1_POS   19	MFRSYNC_2K	18	0	CMOS	
OUT1_POS  OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT2  OUT3  OUT4  OUT3  OUT4  OUT5					· · · · · · · · · · · · · · · · · · ·
OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT1_NEG  OUT2_Output_Clock 12  A 1 Hz, 400 Htz, 2 Mtz, 25 Mtz, 156.52 Mtz, 156.52 Mtz, 156.52 Mtz, 311.04 Mtz, 25.92 Mtz, 38.88 Mtz, 51.88 Mtz, 57.76 Mtz, 125 Mtz, 156.52 Mtz, 156.52 Mtz, 311.04 Mtz, 312.5 Mtz, or 822.08 Mtz clock is differentially output on this pair of pins.  OUT2_Output_Clock 2  A 1 Hz, 400 Hz, 2 ktz, 64 ktz, N x E1 4, N x T1 5, N x 13.0 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 13.0 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 25 Mtz, 25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 156.25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 125 Mtz, 25 Mtz, 25 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 19.44 Mtz, 25.92 Mtz, 38.88 Mtz, 51.84 Mtz, 77.76 Mtz, 25 Mtz, 2					
OUT1_NEG 20   51.84 MHz, 77.76 MHz, 125 MHz, 156.25 MHz, 311.04 MHz, 312.5 MHz or 622.08 MHz dock is differentially output on this pair of pins.  OUT2   56	OUT1_POS	19	0	PECL/LVDS	
OUT2  56 O CMOS SMHz, 10 MHz, 25 kHz, 8 kHz, 64 kHz, N x E1 4, N x T1 5, N x 13.0 MHz 6, N x 3.84 MHz 7, 51.84 MHz, 77.6 MHz, 120 MHz, 25 MHz, 156.52 MHz, 19.44 MHz, 25.92 MHz, 38.85 MHz, 51.84 MHz, 77.6 MHz, 125 MHz, 155.52 MHz, 156.52 MHz or 312.5 MHz clock is output on this pin.    Microprocessor Interface   CSC Chip Selection	OUT1_NEG	20		T LOL/LV DO	51.84 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 156.25 MHz, 311.04 MHz, 312.5 MHz or
OUT2 56 O CMOS 5 MHz, 10 MHz, 20 MHz, 25 MHz, 13, 44 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 156.25 MHz or 312.5 MHz clock is output on this pin.    Microprocessor Interface					•
Microprocessor Interface   CS   Chip Selection   A transition from high to low must occur on this pin for each read or write operation and this pin should remain low until the operation is over.   MT_REQ: Interrupt Request   This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, OCH) and the INT_POL bit (b0, OCH).	OUT2	56	0	CMOS	5 MHz, 10 MHz, 20 MHz, 25 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 156.25 MHz or 312.5 MHz clock is output on
A transition from high to low must occur on this pin for each read or write operation and this pin should remain low until the operation is over.  INT_REQ 5 O CMOS INT_REQ: Interrupt Request This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, 0CH) and the INT_POL bit (b0, 0CH).  SDI: Serial Data Input In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.  CLKE: SCLK Active Edge Selection In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge				Mi	l ·
pull-up pin should remain low until the operation is over.  INT_REQ: Interrupt Request This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, 0CH) and the INT_POL bit (b0, 0CH).  SDI: Serial Data Input In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.  CLKE: SCLK Active Edge Selection In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST  37  CMOS  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge					
INT_REQ 5 O CMOS This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, 0CH) and the INT_POL bit (b0, 0CH).  SDI: Serial Data Input In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.  CLKE: SCLK Active Edge Selection In Serial mode, this pin is elects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	CS	44	pull-up	CMOS	
In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.    CLKE: SCLK Active Edge Selection In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.    SDO   52	INT_REQ	5	0	CMOS	This pin is used as an interrupt request. The output characteristics are determined by the
SDI   43					
CLKE: SCLK Active Edge Selection In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	SDI	43			
SDO 52 I/O pull-down CMOS In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	CIKE	42	pull-down	CMOS	
SDO 52   I/O pull-down   CMOS   I/O pull-down   CMOS   I/O pull-down   I/O pul	OLKE	42			
SCLK  47  CMOS  In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST  37  CMOS  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge					
SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST  37  CMOS  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	SDO	52		CMOS	In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked
SCLK  47  CMOS  In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  JTAG (per IEEE 1149.1)  TRST  37  CMOS  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge			pail down		
TRST  37  I pull-down  I Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  TRST: JTAG (per IEEE 1149.1)  TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	SUK	47	ı	CMOS	In Serial mode, a shift clock is input on this pin.
TRST 37 CMOS TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS 41 CMOS TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	JOLK	41	pull-down	OWOS	
TRST  37  CMOS A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge				J	TAG (per IEEE 1149.1)
This pin should be connected to ground when JTAG is not used.  TMS: JTAG Test Mode Select TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge	ТРСТ	27	I	CMOS	
TMS 41 CMOS The signal on this pin controls the JTAG test performance and is sampled on the rising edge	1001	31	pull-down	CIVIUS	· ·
	TMS	41	l pull-up	CMOS	The signal on this pin controls the JTAG test performance and is sampled on the rising edge

**Table 1: Pin Description (Continued)** 

Name	Pin No.	I/O	Туре	Description <sup>1</sup>
тск	49	l pull-down	CMOS	TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK.  If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely retain their state.
TDI	51	l pull-up	CMOS	TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK.
TDO	50	0	CMOS	TDO: JTAG Test Data Output  The test data is output on this pin. It is clocked out of the device on the falling edge of TCK.  TDO pin outputs a high impedance signal except during the process of data scanning.  This pin can indicate the interrupt of T0 selected input clock fail, as determined by the LOS_FLAG_ON_TDO bit (b6, 0BH). Refer to Chapter 3.8.1 Input Clock Validity for details.
				Power & Ground
VDDD1	8			VDDDn: 3.3 V Digital Power Supply
VDDD2	12			Each VDDDn should be paralleled with ground through a 0.1 µF capacitor.
VDDD3	9			
VDDD4	32	Power	-	
VDDD5	36, 38, 39, 45, 46			
VDDD6	54			
VDDA1	4			VDDAn: 3.3 V Analog Power Supply
VDDA2	14	Power	-	Each VDDAn should be paralleled with ground through a 0.1 μF capacitor.
VDDA3	57			
VDD_DIFF	22	Power	-	VDD_DIFF: 3.3 V Power Supply for OUT1
DGND1	7			DGNDn: Digital Ground
DGND2	11			
DGND3	10			
DGND4	31	Ground	-	
DGND5	40			
DGND6	53			
AGND1	3			AGNDn: Analog Ground
AGND2	15	Ground	-	
AGND3	58			
GND_DIFF	21	Ground	-	GND_DIFF: Ground for OUT1
AGND	1	Ground	-	AGND: Analog Ground

**Table 1: Pin Description (Continued)** 

Name	Pin No.	I/O	Туре	Description <sup>1</sup>
				Others
IC1	2			IC: Internal Connected
IC2	16			Internal Use. These pins should be left open for normal operation.
IC3	55			
IC4	59			
IC5	60	-	-	
IC6	61			
IC7	62			
IC8	63			
NC	27	-	-	NC: Not Connected

#### Note:

<sup>1.</sup> All the unused input pins should be connected to ground; the output of all the unused output pins are don't-care.

<sup>2.</sup> The contents in the brackets indicate the position of the register bit/bits.

**<sup>3.</sup>** N x 8 kHz: 1 ≤ N ≤ 19440.

**<sup>4.</sup>** N x E1: N = 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64.

**<sup>5.</sup>** N x T1: N = 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96.

**<sup>6.</sup>** N x 13.0 MHz: N = 1, 2, 4.

<sup>7.</sup> N x 3.84 MHz: N = 1, 2, 4, 8, 16, 10, 20, 40.

#### 3 FUNCTIONAL DESCRIPTION

#### 3.1 RESET

The reset operation resets all registers and state machines to their default value or status.

After power on, the device must be reset for normal operation.

For a complete reset, the  $\overline{RST}$  pin must be asserted low for at least 50  $\mu$ s. After the  $\overline{RST}$  pin is pulled high, the device will still be in reset state for 500 ms (typical). If the  $\overline{RST}$  pin is held low continuously, the device remains in reset state.

#### 3.2 MASTER CLOCK

A nominal 12.8000 MHz clock, provided by a crystal oscillator, is input on the OSCI pin. This clock is provided for the device as a master clock. The master clock is used as a reference clock for all the internal circuits. A better active edge of the master clock is selected by the OSC\_EDGE bit to improve jitter and wander performance.

In fact, an offset from the nominal frequency may input on the OSCI pin. This offset can be compensated by setting the NOMINAL\_FREQ\_VALUE[23:0] bits. The calibration range is within  $\pm 741$  ppm.

The performance of the master clock should meet GR-1244-CORE, GR-253-CORE, ITU-T G.812 and G.813 criteria.

Table 2: Related Bit / Register in Chapter 3.2

Bit	Register	Address (Hex)
NOMINAL_FREQ_VALUE[23:0]	NOMINAL_FREQ[23:16]_CNFG, NOMINAL_FREQ[15:8]_CNFG, NOMINAL_FREQ[7:0]_CNFG	06, 05, 04
OSC_EDGE	DIFFERENTIAL_IN_OUT_OSCI_CNFG	0A

#### 3.3 INPUT CLOCKS & FRAME SYNC SIGNALS

Altogether 5 clocks and 3 frame sync signals are input to the device.

#### 3.3.1 INPUT CLOCKS

The device provides 5 input clock ports.

According to the input port technology, the input ports support the following technologies:

- · PECL/LVDS
- CMOS

According to the input clock source, the following clock sources are supported:

- T1: Recovered clock from STM-N or OC-n
- · T2: PDH network synchronization timing
- T3: External synchronization reference timing

 $IN1\_CMOS \sim IN3\_CMOS$  support CMOS input signal only and the clock sources can be from T1, T2 or T3.

IN1\_DIFF and IN2\_DIFF support PECL/LVDS input signal only and automatically detect whether the signal is PECL or LVDS. The clock sources can be from T1, T2 or T3.

For SDH and SONET networks, the default frequency is different. SONET / SDH frequency selection is controlled by the IN\_SONET\_SDH bit. During reset, the default value of the IN\_SONET\_SDH bit is determined by the SONET/SDH pin: high for SONET and low for SDH. After reset, the input signal on the SONET/SDH pin takes no effect.

#### 3.3.2 FRAME SYNC INPUT SIGNALS

Three 2 kHz, 4 kHz or 8 kHz frame sync signals are input on the EX\_SYNC1 to EX\_SYNC3 pins respectively. They are CMOS inputs. The input frequency should match the setting in the SYNC\_FREQ[1:0] bits.

Only one of the three frame sync input signals is used for frame sync output signal synchronization. Refer to Chapter 3.13.2 Frame SYNC Output Signals for details.

Table 3: Related Bit / Register in Chapter 3.3

Bit	Register	Address (Hex)
IN_SONET_SDH	INPUT MODE CNFG	09
SYNC_FREQ[1:0]	IN OI_MODE_ON O	03

#### 3.4 INPUT CLOCK PRE-DIVIDER

Each input clock is assigned an internal Pre-Divider. The Pre-Divider is used to divide the clock frequency down to the DPLL required frequency, which is no more than 38.88 MHz. For each input clock, the DPLL required frequency is set by the corresponding IN FREQ[3:0] bits.

If the input clock is of 2 kHz, 4 kHz or 8 kHz, the Pre-Divider is bypassed automatically and the corresponding IN\_FREQ[3:0] bits should be set to match the input frequency; the input clock can be inverted, as determined by the IN 2K 4K 8K INV bit.

Each Pre-Divider consists of a HF (High Frequency) Divider (only available for IN1\_DIFF and IN2\_DIFF), a DivN Divider and a Lock 8k Divider, as shown in Figure 3.

The HF Divider, which is only available for IN1\_DIFF and IN2\_DIFF, should be used when the input clock is higher than (>) 155.52 MHz. The input clock can be divided by 4, 5 or can bypass the HF Divider, as determined by the IN1\_DIFF\_DIV[1:0]/IN2\_DIFF\_DIV[1:0] bits correspondingly.

Either the DivN Divider or the Lock 8k Divider can be used or both can be bypassed, as determined by the DIRECT\_DIV bit and the LOCK 8K bit.

When the DivN Divider is used, the division factor setting should observe the following order:

- 1. Select an input clock by the PRE\_DIV\_CH\_VALUE[3:0] bits;
- 2. Write the lower eight bits of the division factor to the PRE\_DIVN\_VALUE[7:0] bits;
- 3. Write the higher eight bits of the division factor to the PRE\_DIVN\_VALUE[14:8] bits.

Once the division factor is set for the input clock selected by the PRE\_DIV\_CH\_VALUE[3:0] bits, it is valid until a different division factor is set for the same input clock. The division factor is calculated as follows:

Division Factor = (the frequency of the clock input to the DivN Divider ÷ the frequency of the DPLL required clock set by the IN\_FREQ[3:0] bits) - 1

The DivN Divider can only divide the input clock whose frequency is lower than (<) 155.52 MHz.

When the Lock 8k Divider is used, the input clock is divided down to 8 kHz automatically.

The Pre-Divider configuration and the division factor setting depend on the input clock on one of the clock input pin and the DPLL required clock. Here is an example:

The input clock on the IN2\_DIFF pin is 622.08 MHz; the DPLL required clock is 6.48 MHz by programming the IN\_FREQ[3:0] bits of register IN2\_DIFF to '0010'. Do the following step by step to divide the input clock:

- 1. Use the HF Divider to divide the clock down to 155.52 MHz: 622.08 ÷ 155.52 = 4, so set the IN2\_DIFF\_DIV[1:0] bits to '01';
- 2. Use the DivN Divider to divide the clock down to 6.48 MHz:
  Set the PRE\_DIV\_CH\_VALUE[3:0] bits to '0110';
  Set the DIRECT\_DIV bit in Register IN2\_DIFF\_CNFG to '1' and the LOCK\_8K bit in Register IN2\_DIFF\_CNFG to '0';
  155.52 ÷ 6.48 = 24; 24 1 = 23, so set the PRE\_DIVN\_VALUE[14:0] bits to '10111'.




Figure 3. Pre-Divider for An Input Clock

Table 4: Related Bit / Register in Chapter 3.4

Bit	Register	Address (Hex)
IN1_DIFF_DIV[1:0] IN2_DIFF_DIV[1:0]	IN1_DIFF_IN2_DIFF_HF_DIV_CNFG	18
IN_FREQ[3:0] DIRECT_DIV LOCK_8K	IN1_CMOS_CNFG, IN2_CMOS_CNFG, IN1_DIFF_CNFG, IN2_DIFF_CNFG, IN3_CNFG	16, 17, 19, 1A, 1D
IN_2K_4K_8K_INV	FR_MFR_SYNC_CNFG	74
PRE_DIV_CH_VALUE[3:0]	PRE_DIV_CH_CNFG	23
PRE_DIVN_VALUE[14:0]	PRE_DIVN[14:8]_CNFG, PRE_DIVN[7:0]_CNFG	25, 24

Functional Description 19 March 3, 2009

#### 3.5 INPUT CLOCK QUALITY MONITORING

The qualities of all the input clocks are always monitored in the following aspects:

- Activity
- Frequency

The qualified clocks are available for T0/T4 DPLL selection. The T0 and T4 selected input clocks have to be monitored further. Refer to Chapter 3.7 Selected Input Clock Monitoring for details.

#### 3.5.1 ACTIVITY MONITORING

Activity is monitored by using an internal leaky bucket accumulator, as shown in Figure 4.

Each input clock is assigned an internal leaky bucket accumulator. The input clock is monitored for each period of 128 ms and the internal leaky bucket accumulator increases by 1 when an event is detected; it decreases by 1 if no event is detected within the period set by the decay rate. The event is that an input clock drifts outside (>)  $\pm 500$  ppm with respect to the master clock within a 128 ms period.

There are four configurations (0 - 3) for a leaky bucket accumulator. The leaky bucket configuration for an input clock is selected by the cor-

responding BUCKET\_SEL[1:0] bits. Each leaky bucket configuration consists of four elements: upper threshold, lower threshold, bucket size and decay rate.

The bucket size is the capability of the accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected. The upper threshold is a point above which a no-activity alarm is raised. The lower threshold is a point below which the no-activity alarm is cleared. The decay rate is a certain period during which the accumulator decreases by 1 if no event is detected.

The leaky bucket configuration is programmed by one of four groups of register bits: the BUCKET\_SIZE\_n\_DATA[7:0] bits, the UPPER\_ THRESHOLD\_n\_DATA[7:0] bits, the LOWER\_THRESHOLD\_n\_ DATA[7:0] bits and the DECAY\_RATE\_n\_DATA[1:0] bits respectively; 'n' is  $0 \sim 3$ .

The no-activity alarm status of the input clock is indicated by the INn\_CMOS\_NO\_ACTIVITY\_ALARM bit (n = 1, 2, or 3) / INn\_DIFF\_NO\_ACTIVITY\_ALARM bit (n = 1 or 2).

The input clock with a no-activity alarm is disqualified for clock selection for T0/T4 DPLL.




Figure 4. Input Clock Activity Monitoring

Functional Description 20 March 3, 2009

#### 3.5.2 FREQUENCY MONITORING

Frequency is monitored by comparing the input clock with a reference clock. The reference clock can be derived from the master clock or the output of T0 DPLL, as determined by the FREQ\_MON\_CLK bit.

A frequency hard alarm threshold is set for frequency monitoring. If the FREQ\_MON\_HARD\_EN bit is '1', a frequency hard alarm is raised when the frequency of the input clock with respect to the reference clock is above the threshold; the alarm is cleared when the frequency is below the threshold.

The frequency hard alarm threshold can be calculated as follows:

Frequency Hard Alarm Threshold (ppm) = (ALL\_FREQ\_HARD\_THRESHOLD[3:0] + 1) X FREQ\_MON\_FACTOR[3:0]

If the FREQ\_MON\_HARD\_EN bit is '1', the frequency hard alarm status of the input clock is indicated by the INn\_CMOS\_FREQ\_HARD\_ALARM bit (n = 1, 2 or 3) / INn\_DIFF\_FREQ\_HARD\_ALARM bit (n = 1 or 2). When the FREQ\_MON\_HARD\_EN bit is '0', no frequency hard alarm is raised even if the input clock is above the frequency hard alarm threshold.

The input clock with a frequency hard alarm is disqualified for clock selection for T0/T4 DPLL.

In addition, if the input clock is 2 kHz, 4 kHz or 8 kHz, its clock edges with respect to the reference clock are monitored. If any edge drifts outside  $\pm 5\%$ , the input clock is disqualified for clock selection for T0/T4 DPLL. The input clock is qualified if any edge drifts inside  $\pm 5\%$ . This function is supported only when the IN\_NOISE\_WINDOW bit is '1'.

The frequency of each input clock with respect to the reference clock can be read by doing the following step by step:

- Select an input clock by setting the IN\_FREQ\_READ\_CH[3:0] bits:
- Read the value in the IN\_FREQ\_VALUE[7:0] bits and calculate as follows:

Input Clock Frequency (ppm) = IN\_FREQ\_VALUE[7:0] X
FREQ\_MON\_FACTOR[3:0]

Note that the value set by the FREQ\_MON\_FACTOR[3:0] bits depends on the application.

Table 5: Related Bit / Register in Chapter 3.5

Bit	Register	Address (Hex)
BUCKET_SIZE_n_DATA[7:0] $(3 \ge n \ge 0)$	BUCKET_SIZE_0_CNFG ~ BUCKET_SIZE_3_CNFG	33, 37, 3B, 3F
UPPER_THRESHOLD_n_DATA[7:0] $(3 \ge n \ge 0)$	UPPER_THRESHOLD_0_CNFG ~ UPPER_THRESHOLD_3_CNFG	31, 35, 39, 3D
LOWER_THRESHOLD_n_DATA[7:0] $(3 \ge n \ge 0)$	LOWER_THRESHOLD_0_CNFG ~ LOWER_THRESHOLD_3_CNFG	32, 36, 3A, 3E
DECAY_RATE_n_DATA[1:0] $(3 \ge n \ge 0)$	DECAY_RATE_0_CNFG ~ DECAY_RATE_3_CNFG	34, 38, 3C, 40
BUCKET_SEL[1:0]	IN1_CMOS_CNFG, IN2_CMOS_CNFG, IN1_DIFF_CNFG, IN2_DIFF_CNFG, IN3_CMOS_CNFG	16, 17, 19, 1A, 1D
INn_CMOS_NO_ACTIVITY_ALARM (n = 1, 2, or 3)	IN1_IN2_CMOS_STS, IN3_CMOS_STS	44, 47
INn_CMOS_FREQ_HARD_ALARM (n = 1, 2 or 3)	1141_1142_01000_010, 1140_01000_010	44, 47
INn_DIFF_NO_ACTIVITY_ALARM (n = 1 or 2)	IN1_IN2_DIFF_STS	45
INn_DIFF_FREQ_HARD_ALARM (n = 1 or 2)	VI_   VZ_D	40
FREQ_MON_CLK	MON_SW_PBO_CNFG	0B
FREQ_MON_HARD_EN	MION_SW_FBO_CINFG	VB
ALL_FREQ_HARD_THRESHOLD[3:0]	ALL_FREQ_MON_THRESHOLD_CNFG	2F
FREQ_MON_FACTOR[3:0]	FREQ_MON_FACTOR_CNFG	2E
IN_NOISE_WINDOW	PHASE_MON_PBO_CNFG	78
IN_FREQ_READ_CH[3:0]	IN_FREQ_READ_CH_CNFG	41
IN_FREQ_VALUE[7:0]	IN_FREQ_READ_STS	42

Functional Description 21 March 3, 2009

#### 3.6 T0 / T4 DPLL INPUT CLOCK SELECTION

An input clock is selected for T0 DPLL and for T4 DPLL respectively.

For T0 path, the EXT\_SW bit and the T0\_INPUT\_SEL[3:0] bits determine the input clock selection, as shown in Table 6:

Table 6: Input Clock Selection for T0 Path

Control Bits		Input Clock Selection
EXT_SW	T0_INPUT_SEL[3:0]	input Glock delection
1	don't-care	External Fast selection
n	other than 0000	Forced selection
U	0000	Automatic selection

For T4 path, the T4 DPLL may lock to a T0 DPLL output or lock independently from T0 path, as determined by the T4\_LOCK\_T0 bit. When the T4 DPLL locks to the T0 DPLL output, the T4 selected input clock is a 77.76 MHz or 8 kHz signal from the T0 DPLL 77.76 MHz path (refer to Chapter 3.11.5.1 T0 Path), as determined by the T0\_FOR\_T4 bit. When the T4 path locks independently from the T0 path, the T4 DPLL input clock selection is determined by the T4\_INPUT\_SEL[3:0] bits. Refer to Table 7:

Table 7: Input Clock Selection for T4 Path

Control Bits - T4_INPUT_SEL[3:0]	Input Clock Selection
other than 0000	Forced selection
0000	Automatic selection

External Fast selection is done between IN1\_CMOS/IN1\_DIFF and IN2\_CMOS/IN2\_DIFF pairs.

Forced selection is done by setting the related registers.

Automatic selection is done based on the results of input clocks quality monitoring and the related registers configuration.

The selected input clock is attempted to be locked in T0/T4 DPLL.

#### 3.6.1 EXTERNAL FAST SELECTION (TO ONLY)

The External Fast selection is supported by T0 path only. In External Fast selection, only IN1\_CMOS/IN1\_DIFF and IN2\_CMOS/IN2\_DIFF pairs are available for selection. Refer to Figure 5. The results of input clocks quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring) do not affect input clock selection.

The T0 input clock selection is determined by the FF\_SRCSW pin after reset (this pin determines the default value of the EXT\_SW bit during reset, refer to Chapter 2 Pin Description), the IN1\_CMOS\_SEL\_PRIORITY[3:0] bits and the IN2\_CMOS\_SEL\_PRIORITY[3:0] bits, as shown in Figure 5 and Table 8:




Figure 5. External Fast Selection

**Table 8: External Fast Selection** 

Control Pin & Bits		the Selected Input Clock	
FF_SRCSW (after reset)	IN1_CMOS_SEL_PRIORITY[3:0]	IN2_CMOS_SEL_PRIORITY[3:0]	the Selected input Glock
high	0000	don't-care	IN1_DIFF
riigri	other than 0000	dont-care	IN1_CMOS
low don't-care		0000	IN2_DIFF
IOW	don t-care	other than 0000	IN2_CMOS

Functional Description 22 March 3, 2009

#### 3.6.2 FORCED SELECTION

In Forced selection, the selected input clock is set by the T0\_INPUT\_SEL[3:0] / T4\_INPUT\_SEL[3:0] bits. The results of input clocks quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring) do not affect the input clock selection.

#### 3.6.3 AUTOMATIC SELECTION

In Automatic selection, the input clock selection is determined by its validity and priority. The validity depends on the results of input clock quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring). In all the qualified input clocks, the one with the highest priority is selected. The priority is configured by the corresponding INn\_CMOS\_SEL\_PRIORITY[3:0] bits (n = 1, 2 or 3) / the

INn\_DIFF\_SEL\_PRIORITY[3:0] bits (n = 1 or 2). If more than one qualified input clock is available and has the same priority, the input clock with the smallest 'n' is selected. See Table 9 for the 'n' assigned to the input clock.

Table 9: 'n' Assigned to the Input Clock

Input Clock	'n' Assigned to the Input Clock
IN1_CMOS	1
IN1_DIFF	2
IN2_CMOS	3
IN2_DIFF	4
IN3_CMOS	5

Table 10: Related Bit / Register in Chapter 3.6

Bit	Register	Address (Hex)
EXT_SW	MON_SW_PBO_CNFG	0B
T0_INPUT_SEL[3:0]	T0_INPUT_SEL_CNFG	50
T4_LOCK_T0		
T0_FOR_T4	T4_INPUT_SEL_CNFG	51
T4_INPUT_SEL[3:0]		
INn_CMOS_SEL_PRIORITY[3:0] (n = 1, 2 or 3)	IN1_IN2_CMOS_SEL_PRIORITY_CNFG, IN3_CMOS_SEL_PRIORITY_CNFG	27 *, 2A *
INn_DIFF_SEL_PRIORITY[3:0] (n = 1 or 2)	IN1_IN2_DIFF_SEL_PRIORITY_CNFG	28 *
T4_T0_SEL	T4_T0_REG_SEL_CNFG	07
Note: * The setting in the 27, 28 and 2A registers is either for T0 path or for T4 path	n, as determined by the T4_T0_SEL bit.	•

#### 3.7 SELECTED INPUT CLOCK MONITORING

The quality of the selected input clock is always monitored (refer to Chapter 3.5 Input Clock Quality Monitoring) and the DPLL locking status is always monitored.

#### 3.7.1 T0 / T4 DPLL LOCKING DETECTION

The following events is always monitored:

- · Fast Loss;
- · Coarse Phase Loss;
- · Fine Phase Loss:
- · Hard Limit Exceeding.

#### 3.7.1.1 Fast Loss

A fast loss is triggered when the selected input clock misses 2 consecutive clock cycles. It is cleared once an active clock edge is detected.

For T0 path, the occurrence of the fast loss will result in T0 DPLL unlocked if the FAST\_LOS\_SW bit is '1'. For T4 path, the occurrence of the fast loss will result in T4 DPLL unlocked regardless of the FAST\_LOS\_SW bit.

#### 3.7.1.2 Coarse Phase Loss

The T0/T4 DPLL compares the selected input clock with the feed-back signal. If the phase-compared result exceeds the coarse phase limit, a coarse phase loss is triggered. It is cleared once the phase-compared result is within the coarse phase limit.

When the selected input clock is of 2 kHz, 4 kHz or 8 kHz, the coarse phase limit depends on the MULTI\_PH\_8K\_4K\_2K\_EN bit, the WIDE\_EN bit and the PH\_LOS\_COARSE\_LIMT[3:0] bits. Refer to Table 11. When the selected input clock is of other frequencies but 2 kHz, 4 kHz and 8 kHz, the coarse phase limit depends on the WIDE\_EN bit and the PH\_LOS\_COARSE\_LIMT[3:0] bits. Refer to Table 12.

Table 11: Coarse Phase Limit Programming (the selected input clock of 2 kHz, 4 kHz or 8 kHz)

MULTI_PH_8K_4K _2K_EN	WIDE_EN	Coarse Phase Limit
0	don't-care	±1 UI
1	0	±1 UI
'	1	set by the PH_LOS_COARSE_LIMT[3:0] bits

Table 12: Coarse Phase Limit Programming (the selected input clock of other than 2 kHz, 4 kHz and 8 kHz)

WIDE_EN	Coarse Phase Limit
0	±1 UI
1	set by the PH_LOS_COARSE_LIMT[3:0] bits

The occurrence of the coarse phase loss will result in T0/T4 DPLL unlocked if the COARSE PH LOS LIMT EN bit is '1'.

#### 3.7.1.3 Fine Phase Loss

The T0/T4 DPLL compares the selected input clock with the feed-back signal. If the phase-compared result exceeds the fine phase limit programmed by the PH\_LOS\_FINE\_LIMT[2:0] bits, a fine phase loss is triggered. It is cleared once the phase-compared result is within the fine phase limit.

The occurrence of the fine phase loss will result in T0/T4 DPLL unlocked if the FINE\_PH\_LOS\_LIMT\_EN bit is '1'.

#### 3.7.1.4 Hard Limit Exceeding

Two limits are available for this monitoring. They are DPLL soft limit and DPLL hard limit. When the frequency of the DPLL output with respect to the master clock exceeds the DPLL soft / hard limit, a DPLL soft / hard alarm will be raised; the alarm is cleared once the frequency is within the corresponding limit. The occurrence of the DPLL soft alarm does not affect the T0/T4 DPLL locking status. The DPLL soft alarm is indicated by the corresponding T0\_DPLL\_SOFT\_FREQ\_ALARM / T4\_DPLL\_SOFT\_FREQ\_ALARM bit. The occurrence of the DPLL hard alarm will result in T0/T4 DPLL unlocked if the FREQ\_LIMT\_PH\_LOS bit is '1'.

The DPLL soft limit is set by the DPLL\_FREQ\_SOFT\_LIMT[6:0] bits and can be calculated as follows:

#### DPLL Soft Limit (ppm) = DPLL FREQ SOFT LIMT[6:0] X 0.724

The DPLL hard limit is set by the DPLL\_FREQ\_HARD\_LIMT[15:0] bits and can be calculated as follows:

DPLL Hard Limit (ppm) = DPLL\_FREQ\_HARD\_LIMT[15:0] X 0.0014

#### 3.7.2 LOCKING STATUS

The DPLL locking status depends on the locking monitoring results. The DPLL is in locked state if none of the following events is triggered during 2 seconds; otherwise, the DPLL is unlocked.

- Fast Loss (the FAST LOS SW bit is '1');
- Coarse Phase Loss (the COARSE\_PH\_LOS\_LIMT\_EN bit is '1');
- Fine Phase Loss (the FINE PH LOS LIMT EN bit is '1');
- DPLL Hard Alarm (the FREQ\_LIMT\_PH\_LOS bit is '1').

If the FAST\_LOS\_SW bit, the COARSE\_PH\_LOS\_LIMT\_EN bit, the FINE\_PH\_LOS\_LIMT\_EN bit or the FREQ\_LIMT\_PH\_LOS bit is '0', the DPLL locking status will not be affected even if the corresponding event is triggered. If all these bits are '0', the DPLL will be in locked state in 2 seconds.

The DPLL locking status is indicated by the T0\_DPLL\_LOCK  $\!\!/$  T4 DPLL LOCK bit.

The T4\_STS <sup>1</sup> bit will be set when the locking status of the T4 DPLL changes (from 'lock' to 'unlock' or from 'unlock' to 'lock'). If the T4\_STS <sup>2</sup> bit is '1', an interrupt will be generated.

Functional Description 24 March 3, 2009

#### 3.7.3 PHASE LOCK ALARM (TO ONLY)

A phase lock alarm will be raised when the selected input clock can not be locked in T0 DPLL within a certain period. This period can be calculated as follows:

#### Period (sec.) = TIME\_OUT\_VALUE[5:0] X MULTI\_FACTOR[1:0]

The phase lock alarm is indicated by the corresponding  $INn\_CMOS\_PH\_LOCK\_ALARM$  bit (n = 1, 2 or 3) /  $INn\_DIFF\_PH\_LOCK\_ALARM$  bit (n = 1 or 2).

The phase lock alarm can be cleared by the following two ways, as selected by the PH\_ALARM\_TIMEOUT bit:

- Be cleared when a '1' is written to the corresponding INn\_CMOS\_PH\_LOCK\_ALARM / INn\_DIFF\_PH\_LOCK\_ ALARM bit;
- Be cleared after the period (= TIME\_OUT\_VALUE[5:0] X MULTI\_FACTOR[1:0] in second) which starts from when the alarm is raised.

The selected input clock with a phase lock alarm is disqualified for T0 DPLL locking.

Note that no phase lock alarm is raised if the T4 selected input clock can not be locked.

Table 13: Related Bit / Register in Chapter 3.7

Bit	Register	Address (Hex)
FAST_LOS_SW		
PH_LOS_FINE_LIMT[2:0]	PHASE_LOSS_FINE_LIMIT_CNFG	5B *
FINE_PH_LOS_LIMT_EN	7	
MULTI_PH_8K_4K_2K_EN		
WIDE_EN	PHASE LOSS COARSE LIMIT CNFG	5A *
PH_LOS_COARSE_LIMT[3:0]	THASE_EOSS_COARSE_ERRIT_CRITS	JA
COARSE_PH_LOS_LIMT_EN	7	
T0_DPLL_SOFT_FREQ_ALARM		
T4_DPLL_SOFT_FREQ_ALARM	OPERATING STS	52
T0_DPLL_LOCK	OI LIVATINO_010	J2
T4_DPLL_LOCK		
DPLL_FREQ_SOFT_LIMT[6:0]	DPLL FREQ SOFT LIMIT CNFG	65
FREQ_LIMT_PH_LOS		00
DPLL_FREQ_HARD_LIMT[15:0]	DPLL_FREQ_HARD_LIMIT[15:8]_CNFG, DPLL_FREQ_HARD_LIMIT[7:0]_CNFG	67, 66
T4_STS <sup>1</sup>	INTERRUPTS3_STS	0F
T4_STS <sup>2</sup>	INTERRUPTS3_ENABLE_CNFG	12
TIME_OUT_VALUE[5:0]	DUACE ALADM TIME OUT ONEC	08
MULTI_FACTOR[1:0]	PHASE_ALARM_TIME_OUT_CNFG	08
INn_CMOS_PH_LOCK_ALARM (n = 1, 2, or 3)	IN1_IN2_CMOS_STS, IN3_CMOS_STS	44, 47
INn_DIFF_PH_LOCK_ALARM (n = 1 or 2)	IN1_IN2_DIFF_STS	45
PH_ALARM_TIMEOUT	INPUT_MODE_CNFG	09
T4_T0_SEL	T4_T0_REG_SEL_CNFG	07
Note: * The setting in the 5A and 5B registers is either for T0 path or for T4	path, as determined by the T4_T0_SEL bit.	

Functional Description 25 March 3, 2009

#### 3.8 SELECTED INPUT CLOCK SWITCH

If the input clock is selected by External Fast selection or by Forced selection, it can be switched by setting the related registers (refer to Chapter 3.6.1 External Fast Selection (T0 only) & Chapter 3.6.2 Forced Selection) any time. In this case, whether the input clock is qualified for DPLL locking does not affect the clock switch. If the T4 selected input clock is a T0 DPLL output, it can only be switched by setting the T0 FOR T4 bit.

When the input clock is selected by Automatic selection, the input clock switch depends on its validity and priority. If the current selected input clock is disqualified, a new qualified input clock may be switched to

#### 3.8.1 INPUT CLOCK VALIDITY

For all the input clocks, the validity depends on the results of input clock quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring). When all of the following conditions are satisfied, the input clock is valid; otherwise, it is invalid.

- No no-activity alarm (the INn\_CMOS\_NO\_ACTIVITY\_ALARM / INn\_DIFF\_NO\_ACTIVITY\_ALARM bit is '0');
- No frequency hard alarm (the INn\_CMOS\_FREQ\_HARD\_ ALARM / INn DIFF FREQ HARD ALARM bit is '0');
- If the IN\_NOISE\_WINDOW bit is '1', all the edges of the input clock of 2 kHz, 4 kHz or 8 kHz drift inside ±5%; if the IN\_NOISE\_WINDOW bit is '0', this condition is ignored.

The validity qualification of the T0 selected input clock is different from that of the T4 selected input clock. The validity qualification of the T4 selected input clock is the same as the above. The T0 selected input clock is valid when all of the above and the following conditions are satisfied; otherwise, it is invalid.

- No phase lock alarm, i.e., the INn\_CMOS\_PH\_LOCK\_ALARM / INn\_DIFF\_PH\_LOCK\_ALARM bit is '0';
- If the ULTR\_FAST\_SW bit is '1', the T0 selected input clock misses less than (<) 2 consecutive clock cycles; if the ULTR\_FAST\_SW bit is '0', this condition is ignored.

The validities of all the input clocks are indicated by the INn\_CMOS <sup>1</sup> bit (n = 1, 2 or 3) / INn\_DIFF <sup>1</sup> bit (n = 1 or 2). When the input clock validity changes (from 'valid' to 'invalid' or from 'invalid' to 'valid'), the INn\_CMOS <sup>2</sup> / INn\_DIFF <sup>2</sup> bit will be set. If the INn\_CMOS <sup>3</sup> / INn\_DIFF <sup>3</sup> bit is '1', an interrupt will be generated.

When the T0 selected input clock has failed, i.e., the validity of the T0 selected input clock changes from 'valid' to 'invalid', the T0\_MAIN\_REF\_FAILED <sup>1</sup> bit will be set. If the T0\_MAIN\_REF\_FAILED <sup>2</sup> bit is '1', an interrupt will be generated. This interrupt can also be indicated by hardware - the TDO pin, as determined by the LOS\_FLAG\_TO\_TDO bit. When the TDO pin is used to indicate this interrupt, it will be set high when this interrupt is generated and will remain high until this interrupt is cleared.

#### 3.8.2 SELECTED INPUT CLOCK SWITCH

When the device is configured as Automatic input clock selection, T0 input clock switch is different from T4 input clock switch.

For T0 path, Revertive and Non-Revertive switches are supported, as selected by the REVERTIVE\_MODE bit.

For T4 path, only Revertive switch is supported.

The difference between Revertive and Non-Revertive switches is that whether the selected input clock is switched when another qualified input clock with a higher priority than the current selected input clock is available for selection. In Non-Revertive switch, input clock switch is minimized.

Conditions of the qualified input clocks available for T0 selection are different from that for T4 selection, as shown in Table 14:

Table 14: Conditions of Qualified Input Clocks Available for T0 & T4 Selection

	Conditions of Qualified Input Clocks Available for T0 & T4 Selection
T0	<ul> <li>Valid, i.e., the INn_CMOS <sup>1</sup> / INn_DIFF <sup>1</sup> bit is '1';</li> <li>Priority enabled, i.e., the corresponding INn_CMOS_SEL _PRIORITY[3:0] / INn_DIFF_SEL_PRIORITY[3:0] bits are not '0000'</li> </ul>
T4	<ul> <li>Valid (all the validity conditions listed in Chapter 3.8.1 Input Clock Validity are satisfied);</li> <li>Priority enabled, i.e., the corresponding INn_CMOS_SEL_PRIORITY[3:0] / INn_DIFF_SEL_PRIORITY[3:0] bits are not '0000'</li> </ul>

The input clock is disqualified if any of the above conditions is not satisfied.

In summary, the selected input clock can be switched by:

- External Fast selection (supported by T0 path only);
- Forced selection;
- · Revertive switch:
- Non-Revertive switch (supported by T0 path only);
- T4 DPLL locked to T0 DPLL output (supported by T4 path only).

#### 3.8.2.1 Revertive Switch

In Revertive switch, the selected input clock is switched when another qualified input clock with a higher priority than the current selected input clock is available.

The selected input clock is switched if any of the following is satisfied:

- the selected input clock is disqualified;
- another qualified input clock with a higher priority than the selected input clock is available.

A qualified input clock with the highest priority is selected by revertive switch. If more than one qualified input clock is available and has the same priority, the input clock with the smallest 'n' is selected. See Table 9 for the 'n' assigned to each input clock.

#### 3.8.2.2 Non-Revertive Switch (T0 only)

In Non-Revertive switch, the T0 selected input clock is not switched when another qualified input clock with a higher priority than the current selected input clock is available. In this case, the selected input clock is switched and a qualified input clock with the highest priority is selected only when the T0 selected input clock is disqualified. If more than one qualified input clock is available and has the same priority, the input clock with the smallest 'n' is selected. See Table 9 for the 'n' assigned to each input clock.

#### 3.8.3 SELECTED / QUALIFIED INPUT CLOCKS INDICATION

The selected input clock is indicated by the CURRENTLY\_SELECTED\_INPUT[3:0] bits. Note if the T4 selected input clock is a T0 DPLL output, it can not be indicated by these bits.

The qualified input clocks with the three highest priorities are indicated by HIGHEST\_PRIORITY\_VALIDATED[3:0] bits, the SECOND\_PRIORITY\_VALIDATED[3:0] bits and the THIRD\_PRIORITY\_VALIDATED[3:0] bits respectively. If more than one input clock has the same priority, the input clock with the smallest 'n' is indicated by the HIGHEST\_PRIORITY\_VALIDATED[3:0] bits. See Table 9 for the 'n' assigned to the input clock.

When the device is configured in Automatic selection and Revertive switch is enabled, the input clock indicated by the CURRENTLY\_SELECTED\_INPUT[3:0] bits is the same as the one indicated by the HIGHEST\_PRIORITY\_VALIDATED[3:0] bits; otherwise, they are not the same.

When all the input clocks for T4 path changes to be unqualified, the INPUT\_TO\_T4 <sup>1</sup> bit will be set. If the INPUT\_TO\_T4 <sup>2</sup> bit is '1', an interrupt will be generated.

Table 15: Related Bit / Register in Chapter 3.8

Bit	Register	Address (Hex)		
T0_FOR_T4	T4_INPUT_SEL_CNFG	51		
INn_CMOS <sup>1</sup> (n = 1, 2 or 3) / INn_DIFF <sup>1</sup> (n = 1 or 2)	INPUT_VALID1_STS, INPUT_VALID2_STS	4A, 4B		
INn_CMOS <sup>2</sup> (n = 1, 2 or 3) / INn_DIFF <sup>2</sup> (n = 1 or 2)	INTERRUPTS1_STS, INTERRUPTS2_STS	0D, 0E		
INn_CMOS <sup>3</sup> (n = 1, 2 or 3) / INn_DIFF <sup>3</sup> (n = 1 or 2)	INTERRUPTS1_ENABLE_CNFG, INTERRUPTS2_ENABLE_CNFG	10, 11		
INn_CMOS_NO_ACTIVITY_ALARM (n = 1, 2 or 3)				
INn_CMOS_FREQ_HARD_ALARM (n = 1, 2 or 3)	IN1_IN2_CMOS_STS, IN3_CMOS_STS	44, 47		
INn_CMOS_PH_LOCK_ALARM (n = 1, 2 or 3)				
INn_DIFF_NO_ACTIVITY_ALARM (n = 1 or 2)				
$INn_DIFF_FREQ_HARD_ALARM (n = 1 or 2)$	IN1_IN2_DIFF_STS	45		
INn_DIFF_PH_LOCK_ALARM (n = 1 or 2)				
IN_NOISE_WINDOW	PHASE_MON_PBO_CNFG	78		
ULTR_FAST_SW	MON SW PBO CNFG	0B		
LOS_FLAG_TO_TDO	MON_OW_1 BO_ON O	OB		
T0_MAIN_REF_FAILED <sup>1</sup>	INTERRUPTS2_STS	0E		
T0_MAIN_REF_FAILED <sup>2</sup>	INTERRUPTS2_ENABLE_CNFG	11		
INPUT_TO_T4 <sup>1</sup>	INTERRUPTS3_STS	0F		
INPUT_TO_T4 <sup>2</sup>	INTERRUPTS3_ENABLE_CNFG	12		
REVERTIVE_MODE	INPUT_MODE_CNFG	09		
INn_CMOS_SEL_PRIORITY[3:0] (n = 1, 2 or 3)	IN1_IN2_CMOS_SEL_PRIORITY_CNFG, IN3_CMOS_SEL_PRIORITY_CNFG	27 *, 2A *		
INn_DIFF_SEL_PRIORITY[3:0] (n = 1 or 2)	IN1_IN2_DIFF_SEL_PRIORITY_CNFG	28 *		
CURRENTLY_SELECTED_INPUT[3:0]	PRIORITY_TABLE1_STS	4E *		
HIGHEST_PRIORITY_VALIDATED[3:0]	PRIORIT_IABLET_STS	4⊏		
SECOND_PRIORITY_VALIDATED[3:0]	PRIORITY TABLE2 STS	4F *		
THIRD_PRIORITY_VALIDATED[3:0]				
T4_T0_SEL  Note: * The setting in the 27, 28, 2A, 4E and 4F registers is either for	T4_T0_REG_SEL_CNFG	07		

Functional Description 27 March 3, 2009

# 3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE

The operating modes supported by T0 DPLL are more complex than the ones supported by T4 DPLL for T0 path is the main one. T0 DPLL supports three primary operating modes: Free-Run, Locked and Holdover, and three secondary, temporary operating modes: Pre-Locked, Pre-Locked2 and Lost-Phase. T4 DPLL supports three operating modes: Free-Run, Locked and Holdover. The operating modes of T0 DPLL and T4 DPLL can be switched automatically or by force, as controlled by the T0\_OPERATING\_MODE[2:0] / T4\_OPERATING\_MODE[2:0] bits respectively.

When the operating mode is switched by force, the operating mode switch is under external control and the status of the selected input clock takes no effect to the operating mode selection. The forced operating mode switch is applicable for special cases, such as testing.

When the operating mode is switched automatically, the internal state machines for T0 and for T4 automatically determine the operating mode respectively.

### 3.9.1 TO SELECTED INPUT CLOCK VS. DPLL OPERATING MODE

The T0 DPLL operating mode is controlled by the T0\_OPERATING\_MODE[2:0] bits, as shown in Table 16:

**Table 16: T0 DPLL Operating Mode Control** 

T0_OPERATING_MODE[2:0]	T0 DPLL Operating Mode
000	Automatic
001	Forced - Free-Run
010	Forced - Holdover
100	Forced - Locked
101	Forced - Pre-Locked2
110	Forced - Pre-Locked
111	Forced - Lost-Phase

When the operating mode is switched automatically, the operation of the internal state machine is shown in Figure 6.

Whether the operating mode is under external control or is switched automatically, the current operating mode is always indicated by the T0\_DPLL\_OPERATING\_MODE[2:0] bits. When the operating mode switches, the T0\_OPERATING\_MODE <sup>1</sup> bit will be set. If the T0\_OPERATING\_MODE <sup>2</sup> bit is '1', an interrupt will be generated.




Figure 6. T0 Selected Input Clock vs. DPLL Automatic Operating Mode

#### Notes to Figure 6:

- 1. Reset.
- 2. An input clock is selected.
- 3. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 4. The T0 selected input clock is switched to another one.
- 5. The T0 selected input clock is locked (the T0\_DPLL\_LOCK bit is '1').
- 6. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 7. The T0 selected input clock is unlocked (the T0\_DPLL\_LOCK bit is '0').
- 8. The T0 selected input clock is locked again (the T0\_DPLL\_LOCK bit is '1').
- 9. The T0 selected input clock is switched to another one.
- 10. The T0 selected input clock is locked (the T0\_DPLL\_LOCK bit is '1').
- 11. The T0 selected input clock is disqualified **AND** No qualified input clock is available.
- 12. The T0 selected input clock is switched to another one.
- 13. The T0 selected input clock is disqualified **AND** No qualified input clock is available.
- 14. An input clock is selected.
- 15. The T0 selected input clock is switched to another one.

Functional Description 29 March 3, 2009

The causes of Item 4, 9, 12, 15 - 'the T0 selected input clock is switched to another one' - are: (The T0 selected input clock is disqualified **AND** Another input clock is switched to) **OR** (In Revertive switch, a qualified input clock with a higher priority is switched to) **OR** (The T0 selected input clock is switched to another one by External Fast selection or Forced selection).

Refer to Table 14 for details about the input clock qualification for T0 path.

# 3.9.2 T4 SELECTED INPUT CLOCK VS. DPLL OPERATING MODE

The T4 DPLL operating mode is controlled by the T4\_OPERATING\_MODE[2:0] bits, as shown in Table 17:

**Table 17: T4 DPLL Operating Mode Control** 

T4_OPERATING_MODE[2:0]	T4 DPLL Operating Mode
000	Automatic
001	Forced - Free-Run
010	Forced - Holdover
100	Forced - Locked

When the operating mode is switched automatically, the operation of the internal state machine is shown in Figure 7:




Figure 7. T4 Selected Input Clock vs. DPLL Automatic Operating Mode

Notes to Figure 7:

- 1. Reset.
- 2. An input clock is selected.
- 3. (The T4 selected input clock is disqualified) **OR** (A qualified input clock with a higher priority is switched to) **OR** (The T4 selected input clock is switched to another one by Forced selection) **OR** (When T4 DPLL locks to the T0 DPLL output, the T4 selected input clock is switched by setting the T0\_FOR\_T4 bit).
- 4. An input clock is selected.
- 5. No input clock is selected.

Refer to Table 14 for details about the input clock qualification for T4 path.

Table 18: Related Bit / Register in Chapter 3.9

Bit	Register	Address (Hex)
T0_OPERATING_MODE[2:0]	T0_OPERATING_MODE_CNFG	53
T4_OPERATING_MODE[2:0]	T4_OPERATING_MODE_CNFG	54
T0_DPLL_OPERATING_MOD E[2:0] T0_DPLL_LOCK	OPERATING_STS	52
T0_OPERATING_MODE <sup>1</sup>	INTERRUPTS2_STS	0E
T0_OPERATING_MODE <sup>2</sup>	INTERRUPTS2_ENABLE_CNFG	11
T0_FOR_T4	T4_INPUT_SEL_CNFG	51

Functional Description 30 March 3, 2009

#### 3.10 T0 / T4 DPLL OPERATING MODE

The T0/T4 DPLL gives a stable performance in different applications without being affected by operating conditions or silicon process variations. It integrates a PFD (Phase & Frequency Detector), a LPF (Low Pass Filter) and a DCO (Digital Controlled Oscillator), which forms a closed loop. If no input clock is selected, the loop is not closed, and the PFD and LPF do not function.

The PFD detects the phase error, including the fast loss, coarse phase loss and fine phase loss (refer to Chapter 3.7.1.1 Fast Loss to Chapter 3.7.1.3 Fine Phase Loss). The averaged phase error of the T0/T4 DPLL feedback with respect to the selected input clock is indicated by the CURRENT\_PH\_DATA[15:0] bits. It can be calculated as follows:

#### Averaged Phase Error (ns) = CURRENT\_PH\_DATA[15:0] X 0.61

The LPF filters jitters. Its 3 dB bandwidth and damping factor are programmable. A range of bandwidths and damping factors can be set to meet different application requirements. Generally, the lower the damping factor is, the longer the locking time is and the more the gain is.

The DCO controls the DPLL output. The frequency of the DPLL output is always multiplied on the basis of the master clock. The phase and frequency offset of the DPLL output may be locked to those of the selected input clock. The current frequency offset with respect to the master clock is indicated by the CURRENT\_DPLL\_FREQ[23:0] bits, and can be calculated as follows:

Current Frequency Offset (ppm) = CURRENT\_DPLL\_FREQ[23:0] X 0.000011

#### 3.10.1 TO DPLL OPERATING MODE

The T0 DPLL loop is closed except in Free-Run mode and Holdover mode

For a closed loop, different bandwidths and damping factors can be used depending on DPLL locking stages: starting, acquisition and locked.

In the first two seconds when the T0 DPLL attempts to lock to the selected input clock, the starting bandwidth and damping factor are used. They are set by the T0\_DPLL\_START\_BW[4:0] bits and the T0\_DPLL\_START\_DAMPING[2:0] bits respectively.

During the acquisition, the acquisition bandwidth and damping factor are used. They are set by the T0\_DPLL\_ACQ\_BW[4:0] bits and the T0\_DPLL\_ACQ\_DAMPING[2:0] bits respectively.

When the T0 selected input clock is locked, the locked bandwidth and damping factor are used. They are set by the T0\_DPLL\_LOCKED\_BW[4:0] bits and the T0\_DPLL\_LOCKED\_DAMPING[2:0] bits respectively.

The corresponding bandwidth and damping factor are used when the T0 DPLL operates in different DPLL locking stages: starting, acquisition and locked, as controlled by the device automatically.

Only the locked bandwidth and damping factor can be used regardless of the T0 DPLL locking stage, as controlled by the AUTO\_BW\_SEL bit.

#### 3.10.1.1 Free-Run Mode

In Free-Run mode, the T0 DPLL output refers to the master clock and is not affected by any input clock. The accuracy of the T0 DPLL output is equal to that of the master clock.

#### 3.10.1.2 Pre-Locked Mode

In Pre-Locked mode, the T0 DPLL output attempts to track the selected input clock.

The Pre-Locked mode is a secondary, temporary mode.

#### 3.10.1.3 Locked Mode

In Locked mode, the T0 selected input clock is locked. The phase and frequency offset of the T0 DPLL output track those of the T0 selected input clock.

In this mode, if the T0 selected input clock is in fast loss status and the FAST\_LOS\_SW bit is '1', the T0 DPLL is unlocked (refer to Chapter 3.7.1.1 Fast Loss) and will enter Lost-Phase mode when the operating mode is switched automatically; if the T0 selected input clock is in fast loss status and the FAST\_LOS\_SW bit is '0', the T0 DPLL locking status is not affected and the T0 DPLL will enter Temp-Holdover mode automatically.

#### 3.10.1.3.1 Temp-Holdover Mode

The T0 DPLL will automatically enter Temp-Holdover mode with a selected input clock switch or no qualified input clock available when the operating mode switch is under external control.

In Temp-Holdover mode, the T0 DPLL has temporarily lost the selected input clock. The T0 DPLL operation in Temp-Holdover mode and that in Holdover mode are alike (refer to Chapter 3.10.1.5 Holdover Mode) except the frequency offset acquiring methods. See Chapter 3.10.1.5 Holdover Mode for details about the methods. The method is selected by the TEMP\_HOLDOVER\_MODE[1:0] bits, as shown in Table 19:

Table 19: Frequency Offset Control in Temp-Holdover Mode

TEMP_HOLDOVER_MODE[1:0]	Frequency Offset Acquiring Method
00	the same as that used in Holdover mode
01	Automatic Instantaneous
10	Automatic Fast Averaged
11	Automatic Slow Averaged

The device automatically controls the T0 DPLL to exit from Temp-Holdover mode.

#### 3.10.1.4 Lost-Phase Mode

In Lost-Phase mode, the T0 DPLL output attempts to track the selected input clock.

The Lost-Phase mode is a secondary, temporary mode.

#### 3.10.1.5 Holdover Mode

In Holdover mode, the T0 DPLL resorts to the stored frequency data acquired in Locked mode to control its output. The T0 DPLL output is not

Functional Description 31 March 3, 2009

phase locked to any input clock. The frequency offset acquiring method is selected by the MAN\_HOLDOVER bit, the AUTO\_AVG bit and the FAST\_AVG bit, as shown in Table 20:

Table 20: Frequency Offset Control in Holdover Mode

MAN_HOLDOVER	AUTO_AVG	FAST_AVG	Frequency Offset Acquiring Method
	0	don't-care	Automatic Instantaneous
0	1	0	Automatic Slow Averaged
		1	Automatic Fast Averaged
1	don't-care		Manual

#### 3.10.1.5.1 Automatic Instantaneous

By this method, the T0 DPLL freezes at the operating frequency when it enters Holdover mode. The accuracy is 4.4X10<sup>-8</sup> ppm.

#### 3.10.1.5.2 Automatic Slow Averaged

By this method, an internal IIR (Infinite Impulse Response) filter is employed to get the frequency offset. The IIR filter gives a 3 dB attenuation point corresponding to a period of 110 minutes. The accuracy is 1.1X10<sup>-5</sup> ppm.

#### 3.10.1.5.3 Automatic Fast Averaged

By this method, an internal IIR (Infinite Impulse Response) filter is employed to get the frequency offset. The IIR filter gives a 3 dB attenuation point corresponding to a period of 8 minutes. The accuracy is 1.1X10<sup>-5</sup> ppm.

#### 3.10.1.5.4 Manual

By this method, the frequency offset is set by the T0\_HOLDOVER\_FREQ[23:0] bits. The accuracy is 1.1X10<sup>-5</sup> ppm.

The frequency offset of the T0 DPLL output is indicated by the CURRENT\_DPLL\_FREQ[23:0] bits.

The device provides a reference for the value to be written to the T0\_HOLDOVER\_FREQ[23:0] bits. The value to be written can refer to the value read from the CURRENT\_DPLL\_FREQ[23:0] bits or the T0\_HOLDOVER\_FREQ[23:0] bits (refer to Chapter 3.10.1.5.5 Holdover Frequency Offset Read); or then be processed by external software filtering.

#### 3.10.1.5.5 Holdover Frequency Offset Read

The offset value, which is acquired by Automatic Slow Averaged, Automatic Fast Averaged and is set by related register bits, can be read from the T0\_HOLDOVER\_FREQ[23:0] bits by setting the READ\_AVG bit and the FAST\_AVG bit, as shown in Table 21.

Table 21: Holdover Frequency Offset Read

READ_AVG	FAST_AVG	Offset Value Read from T0_HOLDOVER_FREQ[23:0]
0	don't-care	The value is equal to the one written to.
1	0	The value is acquired by Automatic Slow Averaged method, not equal to the one written to.
'	1	The value is acquired by Automatic Fast Averaged method, not equal to the one written to.

The frequency offset in ppm is calculated as follows:

Holdover Frequency Offset (ppm) = T0\_HOLDOVER\_FREQ[23:0] X 0.000011

#### 3.10.1.6 Pre-Locked2 Mode

In Pre-Locked2 mode, the T0 DPLL output attempts to track the selected input clock.

The Pre-Locked2 mode is a secondary, temporary mode.

#### 3.10.2 T4 DPLL OPERATING MODE

The T4 path is simpler compared with the T0 path.

#### 3.10.2.1 Free-Run Mode

In Free-Run mode, the T4 DPLL output refers to the master clock and is affected by any input clock. The accuracy of the T4 DPLL output is equal to that of the master clock.

#### 3.10.2.2 Locked Mode

In Locked mode, the T4 selected input clock may be locked in the T4 DPLL.

When the T4 selected input clock is locked, the phase and frequency offset of the T4 DPLL output track those of the T4 selected input clock; when unlocked, the phase and frequency offset of the T4 DPLL output attempt to track those of the selected input clock.

The T4 DPLL loop is closed in Locked mode. Its bandwidth and damping factor are set by the T4\_DPLL\_LOCKED\_BW[1:0] bits and the T4\_DPLL\_LOCKED\_DAMPING[2:0] bits respectively.

#### 3.10.2.3 Holdover Mode

In Holdover mode, the T4 DPLL resorts to the stored frequency data acquired in Locked mode to control its output. The T4 DPLL output is not

Functional Description 32 March 3, 2009

Functional Description 33 March 3, 2009

#### 3.11 T0 / T4 DPLL OUTPUT

The DPLL output is locked to the selected input clock. According to the phase-compared result of the feedback and the selected input clock, and the DPLL output frequency offset, the PFD output is limited and the DPLL output is frequency offset limited.

#### 3.11.1 PFD OUTPUT LIMIT

The PFD output is limited to be within ±1 UI or within the coarse phase limit (refer to Chapter 3.7.1.2 Coarse Phase Loss), as determined by the MULTI PH APP bit.

#### 3.11.2 FREQUENCY OFFSET LIMIT

The DPLL output is limited to be within the DPLL hard limit (refer to Chapter 3.7.1.4 Hard Limit Exceeding).

For T0 DPLL, the integral path value can be frozen when the DPLL hard limit is reached. This function, enabled by the T0\_LIMT bit, will minimize the subsequent overshoot when T0 DPLL is pulling in.

#### 3.11.3 PBO (T0 ONLY)

The PBO function is only supported by the T0 path.

When a PBO event is triggered, the phase offset of the selected input clock with respect to the T0 DPLL output is measured. The device then automatically accounts for the measured phase offset and compensates an appropriate phase offset into the DPLL output so that the phase transients on the T0 DPLL output are minimized.

A PBO event is triggered if any one of the following conditions occurs:

- T0 selected input clock switches (the PBO\_EN bit is '1');
- T0 DPLL exits from Holdover mode or Free-Run mode (the PBO\_EN bit is '1');
- Phase-time changes on the T0 selected input clock are greater than a programmable limit over an interval of less than 0.1 seconds (the PH\_MON\_PBO\_EN bit is '1').

For the first two conditions, the phase transients on the T0 DPLL output are minimized to be no more than 0.61 ns with PBO. The PBO can also be frozen at the current phase offset by setting the PBO\_FREZ bit. When the PBO is frozen, the device will ignore any further PBO events triggered by the above two conditions, and maintain the current phase offset. When the PBO is disabled, there may be a phase shift on the T0 DPLL output and the T0 DPLL output tracks back to 0 degree phase offset with respect to the T0 selected input clock.

The last condition is specially for stratum 2 and 3E clocks. The PBO requirement specified in the Telcordia GR-1244-CORE is: 'Input phase-time changes of 3.5  $\mu s$  or greater over an interval of less than 0.1 seconds or less shall be built-out by stratum 2 and 3E clocks to reduce the resulting clock phase-time change to less than 50 ns. Phase-time changes of 1.0  $\mu s$  or less over an interval of 0.1 seconds shall not be built-out.' Based on this requirement, phase-time changes of more than

1.0  $\mu$ s but less than 3.5  $\mu$ s that occur over an interval of less than 0.1 seconds may or may not be built-out.

An integrated Phase Transient Monitor can be enabled by the PH\_MON\_EN bit to monitor the phase-time changes on the T0 selected input clock. When the phase-time changes are greater than a limit over an interval of less than 0.1 seconds, a PBO event is triggered and the phase transients on the DPLL output are absorbed. The limit is programmed by the PH\_TR\_MON\_LIMT[3:0] bits, and can be calculated as follows:

#### $Limit(ns) = (PH_TR_MON_LIMT[3:0] + 7) X 156$

The phase offset induced by PBO will never result in a coarse or fine phase loss.

#### 3.11.4 PHASE OFFSET SELECTION (TO ONLY)

The phase offset of the T0 selected input clock with respect to the T0 DPLL output can be adjusted. The PH\_OFFSET\_EN bit determines whether the input-to-output phase offset is enabled. If enabled, the input-to-output phase offset can be adjusted by setting the PH\_OFFSET[9:0] bits.

The input-to-output phase offset can be calculated as follows:

Phase Offset (ns) = PH\_OFFSET[9:0] X 0.61

#### 3.11.5 FOUR PATHS OF T0 / T4 DPLL OUTPUTS

The T0 DPLL output and the T4 DPLL output are phase aligned with the T0 selected input clock and the T4 selected input clock respectively every 125 µs period. Each DPLL has four output paths.

#### 3.11.5.1 T0 Path

The four paths for T0 DPLL output are as follows:

- 77.76 MHz path outputs a 77.76 MHz clock;
- 16E1/16T1 path outputs a 16E1 or 16T1 clock, as selected by the IN SONET SDH bit;
- ETH/OBSAI/16E1/16T1 path outputs a ETH, OBSAI, 16E1 or 16T1 clock, as selected by the T0\_ETH\_OBSAI\_16E1\_16T1\_ SEL[1:0] bits;
- 12E1/24T1/E3/T3 path outputs a 12E1, 24T1, E3 or T3 clock, as selected by the T0\_12E1\_24T1\_E3\_T3\_SEL[1:0] bits.

T0 selected input clock is compared with a T0 DPLL output for DPLL locking. The output can only be derived from the 77.76 MHz path or the 16E1/16T1 path. The output path is automatically selected and the output is automatically divided to get the same frequency as the T0 selected input clock.

The T0 DPLL 77.76 MHz output or an 8 kHz signal derived from it can be provided for the T4 DPLL input clock selection (refer to Chapter 3.6 T0 / T4 DPLL Input Clock Selection).

T0 DPLL outputs are provided for T0/T4 APLL or device output process.

Functional Description 34 March 3, 2009

#### 3.11.5.2 T4 Path

The four paths for T4 DPLL output are as follows:

- 77.76 MHz path outputs a 77.76 MHz clock;
- 16E1/16T1 path outputs a 16E1 or 16T1 clock, as selected by the IN\_SONET\_SDH bit;
- GSM/GPS/16E1/16T1 path outputs an GSM, GPS, 16E1 or 16T1 clock, as selected by the T4\_GSM\_GPS\_16E1\_16T1\_ SEL[1:0] bits;
- 12E1/24T1/E3/T3 path outputs a 12E1, 24T1, E3 or T3 clock, as selected by the T4\_12E1\_24T1\_E3\_T3\_SEL[1:0] bits.

T4 selected input clock is compared with a T4 DPLL output for DPLL locking. The output can be derived from the 77.76 MHz path or the

16E1/16T1 path. In this case, the output path is automatically selected and the output is automatically divided to get the same frequency as the T4 selected input clock.

In addition, T4 selected input clock is compared with the T0 selected input clock to get the phase difference between T0 and T4 selected input clocks, as determined by the T4\_TEST\_T0\_PH bit.

T4 DPLL outputs are provided for T0/T4 APLL or device output process.

Table 23: Related Bit / Register in Chapter 3.11

Bit	Register	Address (Hex)
MULTI_PH_APP	PHASE_LOSS_COARSE_LIMIT_CNFG	5A *
T0_LIMT	T0_BW_OVERSHOOT_CNFG	59
PBO_EN	MON SW PBO CNFG	0B
PBO_FREZ	INION_SW_FBO_CINFG	UB
PH_MON_PBO_EN		
PH_MON_EN	PHASE_MON_PBO_CNFG	78
PH_TR_MON_LIMT[3:0]		
PH_OFFSET_EN	PHASE_OFFSET[9:8]_CNFG	7B
PH_OFFSET[9:0]	PHASE_OFFSET[9:8]_CNFG, PHASE_OFFSET[7:0]_CNFG	7B, 7A
IN_SONET_SDH	INPUT_MODE_CNFG	09
T0_ETH_OBSAI_16E1_16T1_SEL[1:0]	TO DPLL APLL PATH CNFG	55
T0_12E1_24T1_E3_T3_SEL[1:0]	IU_DFLL_APLL_FATH_CNPG	55
T4_GSM_GPS_16E1_16T1_SEL[1:0]	T4_DPLL_APLL_PATH_CNFG	60
T4_12E1_24T1_E3_T3_SEL[1:0]	T4_DFLL_AFLL_FATIT_ONFG	00
T4_TEST_T0_PH	T4_INPUT_SEL_CNFG	51
T4_T0_SEL	T4_T0_REG_SEL_CNFG	07
Note: * The setting in the 5A register is either for T0 path or for T4 path, a	as determined by the T4_T0_SEL bit.	•

Functional Description 35 March 3, 2009

#### 3.12 T0 / T4 APLL

A T0 APLL and a T4 APLL are provided for a better jitter and wander performance of the device output clocks.

The bandwidths of the T0/T4 APLL are set by the T0\_APLL\_BW[1:0] / T4\_APLL\_BW[1:0] bits respectively. The lower the bandwidth is, the better the jitter and wander performance of the T0/T4 APLL output are.

The input of the T0/T4 APLL can be derived from one of the T0 and T4 DPLL outputs, as selected by the T0\_APLL\_PATH[3:0] / T4\_APLL\_PATH[3:0] bits respectively.

Both the APLL and DPLL outputs are provided for selection for the device output.

Table 24: Related Bit / Register in Chapter 3.12

Bit	Register	Address (Hex)
T0_APLL_BW[1:0]	TO T4 APLL BW CNFG	6A
T4_APLL_BW[1:0]		_
T0_APLL_PATH[3:0]	T0_DPLL_APLL_PATH_CNFG	55
T4_APLL_PATH[3:0]	T4_DPLL_APLL_PATH_CNFG	60

#### 3.13 OUTPUT CLOCKS & FRAME SYNC SIGNALS

The device supports 2 output clocks and 2 frame sync output signals altogether.

#### 3.13.1 OUTPUT CLOCKS

The device provides 2 output clocks.

OUT1 outputs a PECL or LVDS signal, as selected by the OUT1\_PECL\_LVDS bit. OUT2 outputs a CMOS signal.

The outputs on OUT1 and OUT2 are variable, depending on the signals derived from the T0/T4 DPLL and T0/T4 APLL outputs, and the corresponding OUTn\_PATH\_SEL[3:0] bits (n = 1 or 2). The derived signal can be from the T0/T4 DPLL and T0/T4 APLL outputs, as selected by the corresponding OUTn\_PATH\_SEL[3:0] bits (n = 1 or 2). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 25 for the output frequency. If the signal is derived from the T0/T4 APLL output, please refer to Table 26~Table 27 for the output frequency.

The outputs on OUT1 and OUT2 can be inverted, as determined by the corresponding OUTn\_INV bit (n = 1 or 2).

Both the output clocks derived from T0/T4 selected input clock are aligned with the T0/T4 selected input clock respectively every 125  $\mu$ s period.

Table 25: Outputs on OUT1 & OUT2 if Derived from T0/T4 DPLL Outputs

OUTn_DIVIDER[3:0]	outputs on OUT1 & OUT2 if derived from T0/T4 DPLL outputs <sup>2</sup>									
(Output Divider) 1	77.76 MHz	12E1	16E1	24T1	16T1	E3	Т3	GSM (26 MHz)	OBSAI (30.72 MHz)	GPS (40 MHz)
0000	ı		1	(	output is disab	led (output low	/).			
0001										
0010		12E1	16E1	24T1	16T1	E3	T3			
0011		6E1	8E1	12T1	8T1			13 MHz	15.36 MHz	20
0100		3E1	4E1	6T1	4T1					10
0101		2E1		4T1						
0110			2E1	3T1	2T1					5
0111		E1		2T1						
1000			E1		T1					
1001				T1						
1010	64 kHz									
1011	8 kHz									
1100	2 kHz									
1101	400 Hz									
1110	1Hz									
1111	Output is disabled (output high).									

#### Note:

Functional Description 36 March 3, 2009

<sup>1.</sup> **n = 1 or 2.** Each output is assigned a frequency divider.

<sup>2.</sup> E1 = 2.048 MHz, T1 = 1.544 MHz, E3 = 34.368 MHz, T3 = 44.736 MHz. The blank cell means the configuration is reserved.

Table 26: Outputs on OUT1 & OUT2 if Derived from T0 APLL

OUTn_DIVIDER[3:0]			outp	uts on OUT	1 & OUT2 if o	derived fro	m T0 APL	L output <sup>2</sup>		
(Output Divider) 1	77.76 MHz X 4	12E1 X 4	16E1 X 4	24T1 X 4	16T1 X 4	E3	Т3	GSM (26 MHz X 2)	OBSAI (30.72 MHz X 10)	GPS (40 MHz)
0000		I		C	utput is disab	led (output	low).			
0001	622.08 MHz <sup>3</sup>									
0010	311.04 MHz <sup>3</sup>	48E1	64E1	96T1	64T1	E3	Т3	52 MHz		
0011	155.52 MHz	24E1	32E1	48T1	32T1			26 MHz	153.6 MHz	20 MHz
0100	77.76 MHz	12E1	16E1	24T1	16T1			13 MHz	76.8 MHz	10 MHz
0101	51.84 MHz	8E1		16T1						
0110	38.88 MHz	6E1	8E1	12T1	8T1				38.4 MHz	5 MHz
0111	25.92 MHz	4E1		8T1						
1000	19.44 MHz	3E1	4E1	6T1	4T1					
1001		2E1		4T1					61.44 MHz	
1010			2E1	3T1	2T1				30.72 MHz	
1011	6.48 MHz	E1		2T1					15.36 MHz	
1100			E1		T1				7.68 MHz	
1101				T1					3.84 MHz	
1110										
1111		ı	I	0	utput is disab	led (output	high).	l	1	

#### Note:

<sup>1.</sup> **n** = 1 or 2. Each output is assigned a frequency divider.

<sup>2.</sup> In the APLL, the selected T0/T4 DPLL output may be multiplied. E1 = 2.048 MHz, T1 = 1.544 MHz, E3 = 34.368 MHz, T3 = 44.736 MHz. The blank cell means the configuration is reserved.

<sup>3.</sup> The 622.08 MHz and 311.04 MHz differential signals are only output on OUT1.

Table 27: Outputs on OUT1 & OUT2 if Derived from T4 APLL

OUTn_DIVIDER[3		outputs on OUT1 & OUT2 if derived from T4 APLL output <sup>2</sup>												
:0] (Output Divider) <sup>1</sup>	77.76 MHz X 4	12E1 X 4	16E1 X 4	24T1 X 4	16T1 X 4	E3	Т3	GSM (26 MHz X 2)	ETH	OBSAI (30.72 MHz X 10)	GPS (40 MHz)			
0000					Outpu	ıt is disab	led (outp	ut low).		1				
0001	622.08 MHz <sup>3</sup>													
0010	311.04 MHz <sup>3</sup>	48E1	64E1	96T1	64T1	E3	T3	52 MHz	312.5 MHz					
0011	155.52 MHz	24E1	32E1	48T1	32T1			26 MHz	156.25 MHz	153.6 MHz	20 MHz			
0100	77.76 MHz	12E1	16E1	24T1	16T1			13 MHz		76.8 MHz	10 MHz			
0101	51.84 MHz	8E1		16T1										
0110	38.88 MHz	6E1	8E1	12T1	8T1					38.4 MHz	5 MHz			
0111	25.92 MHz	4E1		8T1										
1000	19.44 MHz	3E1	4E1	6T1	4T1				125 MHz					
1001		2E1		4T1					25 MHz					
1010			2E1	3T1	2T1				5 MHz					
1011	6.48 MHz	E1		2T1										
1100			E1		T1				62.5 MHz					
1101				T1										
1110														
1111		I	I	I	Outpu	t is disab	led (outp	ut high).		•				

#### Note:

Functional Description 38 March 3, 2009

<sup>1.</sup> n = 1 or 2. Each output is assigned a frequency divider.

<sup>2.</sup> In the APLL, the selected T0/T4 DPLL output may be multiplied. E1 = 2.048 MHz, T1 = 1.544 MHz, E3 = 34.368 MHz, T3 = 44.736 MHz. The blank cell means the configuration is reserved.

<sup>3.</sup> The 622.08 MHz and 311.04 MHz differential signals are only output on OUT1.

#### 3.13.2 FRAME SYNC OUTPUT SIGNALS

An 8 kHz and a 2 kHz frame sync signals are output on the FRSYNC\_8K and MFRSYNC\_2K pins if enabled by the 8K\_EN and 2K\_EN bits respectively. They are CMOS outputs.

The two frame sync signals are derived from the T0 APLL output and are aligned with the output clock. They can be synchronized to one of the three frame sync input signals.

One of the three frame sync input signals is selected, as determined by the SYNC\_BYPASS bit and the T0 selected input clock, as shown in Table 28:

**Table 28: Frame Sync Input Signal Selection** 

SYNC_BYPASS	T0 Selected Input Clock	Selected Frame Sync Input Signal				
0	don't-care	EX_SYNC1				
	IN1_CMOS or IN1_DIFF	EX_SYNC1				
1	IN2_CMOS or IN2_DIFF	EX_SYNC2				
'	IN3_CMOS	EX_SYNC3				
	none	none				

If the selected frame sync input signal with respect to the T0 selected input clock is above a limit set by the SYNC\_MON\_LIMT[2:0] bits, an external sync alarm will be raised and the selected frame sync input signal is disabled to synchronize the frame sync output signals. The external sync alarm is cleared once the selected frame sync input signal with respect to the T0 selected input clock is within the limit. If it is within the

limit, whether the selected frame sync input signal is enabled to synchronize the frame sync output signal is determined by the SYNC\_BYPASS bit, the AUTO\_EXT\_SYNC\_EN bit and the EXT\_SYNC\_EN bit. Refer to Table 29 for details.

When the selected frame sync input signal is enabled to synchronize the frame sync output signal, it should be adjusted to align itself with the T0 selected input clock. Nominally, the falling edge of the selected frame sync input signal is aligned with the rising edge of the T0 selected input clock. The selected frame sync input signal may be 0.5 UI early/late or 1 UI late due to the circuit and board wiring delays. Setting the sampling of the selected frame sync input signal by the SYNC\_PHn[1:0] bits (n = 1, 2 or 3 corresponding to EX\_SYNC1, EX\_SYNC2 or EX\_SYCN3 respectively) will compensate this early/late. Refer to Figure 8 to Figure 11.

The EX\_SYNC\_ALARM\_MON bit indicates whether the selected frame sync input signal is in external sync alarm status. The external sync alarm is indicated by the EX\_SYNC\_ALARM  $^{\rm 1}$  bit. If the EX\_SYNC\_ALARM  $^{\rm 2}$  bit is '1', the occurrence of the external sync alarm will trigger an interrupt.

The 8 kHz and the 2 kHz frame sync output signals can be inverted by setting the 8K\_INV and 2K\_INV bits respectively. The frame sync outputs can be 50:50 duty cycle or pulsed, as determined by the 8K\_PUL and 2K\_PUL bits respectively. When they are pulsed, the pulse width is defined by the period of OUT2; and they are pulsed on the position of the falling or rising edge of the standard 50:50 duty cycle, as selected by the 2K 8K PUL POSITION bit.

**Table 29: Synchronization Control** 

SYNC_BYPASS	AUTO_EXT_SYNC_EN	EXT_SYNC_EN	Synchronization
	don't-care	0	Disabled
0	0	1	Enabled
	1	1	Disabled
1	don't-c	are	Enabled




Figure 8. On Target Frame Sync Input Signal Timing




Figure 9. 0.5 UI Early Frame Sync Input Signal Timing

Functional Description 39 March 3, 2009




Figure 10. 0.5 UI Late Frame Sync Input Signal Timing

Figure 11. 1 UI Late Frame Sync Input Signal Timing

Table 30: Related Bit / Register in Chapter 3.13

Bit	Register	Address (Hex)		
OUT1_PECL_LVDS	DIFFERENTIAL_IN_OUT_OSCI_CNFG	0A		
OUTn_PATH_SEL[3:0] (n = 1 or 2)	OUT1_FREQ_CNFG, OUT2_FREQ_CNFG	71, 6D		
OUTn_DIVIDER[3:0] (n = 1 or 2)		71,00		
IN_SONET_SDH				
AUTO_EXT_SYNC_EN	INPUT_MODE_CNFG	09		
EXT_SYNC_EN				
OUTn_INV (n = 1 or 2)	OUT1_INV_CNFG, OUT2_INV_CNFG	73, 72		
8K_EN				
2K_EN				
8K_INV				
2K_INV	FR_MFR_SYNC_CNFG	74		
8K_PUL				
2K_PUL				
2K_8K_PUL_POSITION				
SYNC_BYPASS	SYNC_MONITOR_CNFG	7C		
SYNC_MON_LIMT[2:0]	STNC_WONTON_CIVI 6	70		
SYNC_PHn[1:0] (n = 1, 2 or 3)	SYNC_PHASE_CNFG	7D		
EX_SYNC_ALARM_MON	OPERATING_STS	52		
EX_SYNC_ALARM <sup>1</sup>	INTERRUPTS3_STS	0F		
EX_SYNC_ALARM <sup>2</sup>	INTERRUPTS3_ENABLE_CNFG	12		

Functional Description 40 March 3, 2009

#### 3.14 INTERRUPT SUMMARY

The interrupt sources of the device are as follows:

- · T4 DPLL locking status change
- · Input clocks for T0 path validity change
- · T0 selected input clock fail
- Input clocks for T4 path change to be no qualified input clock available
- · T0 DPLL operating mode switch
- External sync alarm

All of the above interrupt events are indicated by the corresponding interrupt status bit. If the corresponding interrupt enable bit is set, any of the interrupts can be reported by the INT\_REQ pin. The output characteristics on the INT\_REQ pin are determined by the HZ\_EN bit and the INT\_POL bit.

Interrupt events are cleared by writing a '1' to the corresponding interrupt status bit. The INT\_REQ pin will be inactive only when all the pending enabled interrupts are cleared.

In addition, the interrupt of T0 selected input clock fail can be reported by the TDO pin, as determined by the LOS\_FLAG\_TO\_TDO bit.

Table 31: Related Bit / Register in Chapter 3.14

Bit	Register	Address (Hex)		
HZ_EN	INTERRUPT CNFG	0C		
INT_POL	INTERROT I_ON O	00		
LOS_FLAG_TO_TDO	MON_SW_PBO_CNFG	0B		

#### 3.15 TO AND T4 SUMMARY

The main features supported by the T0 path are as follows:

- · Phase lock alarm:
- Forced or Automatic input clock selection/switch;
- 3 primary and 3 secondary, temporary DPLL operating modes, switched automatically or under external control;
- Automatic switch between starting, acquisition and locked bandwidths/damping factors;
- Programmable DPLL bandwidths from 0.1 Hz to 560 Hz in 11 steps;
- Programmable damping factors: 1.2, 2.5, 5, 10 and 20;
- Fast loss, coarse phase loss, fine phase loss and hard limit exceeding monitoring;
- · Output phase and frequency offset limited;
- Automatic Instantaneous, Automatic Slow Averaged, Automatic Fast Averaged or Manual holdover frequency offset acquiring;
- PBO to minimize output phase transients:
- · Programmable output phase offset;
- Low jitter multiple clock outputs with programmable polarity;
- Low jitter 2 kHz and 8 kHz frame sync signal outputs with programmable pulse width and polarity;

The main features supported by the T4 path are as follows:

- Forced or Automatic input clock selection/switch;
- · Locking to T0 DPLL output;
- 3 DPLL operating modes, switched automatically or under external control:
- Programmable DPLL bandwidth: 18 Hz, 35 Hz, 70 Hz and 560 Hz;
- Programmable damping factor: 1.2, 2.5, 5, 10 and 20;
- Fast loss, coarse phase loss, fine phase loss and hard limit exceeding monitoring;
- · Output phase and frequency offset limited:
- Automatic Instantaneous holdover frequency offset;
- · Low jitter multiple clock outputs with programmable polarity.

#### 3.16 POWER SUPPLY FILTERING TECHNIQUES




Figure 12. IDT82V3355 Power Decoupling Scheme

To achieve optimum jitter performance, power supply filtering is required to minimize supply noise modulation of the output clocks. The common sources of power supply noise are switch power supplies and the high switching noise from the outputs to the internal PLL. The 82V3355 provides separate VDDA power pins for the internal analog PLL, VDD\_DIFF for the differential output driver circuit and VDDD pins for the core logic as well as I/O driver circuits.

To minimize switching power supply noise generated by the switching regulator, the power supply output should be filtering with sufficient bulk capacity to minimize ripple and 0.1 uF (0402 case size, ceramic) caps to filter out the switching transients.

For the 82V3355, the decoupling for VDDA, VDD\_DIFF and VDDD are handled individually. VDDD, VDD\_DIFF and VDDA should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. Figure 12 illustrated how bypass capacitor and ferrite bead should be connected to power pins.

The analog power supply VDDA and VDD\_DIFF should have low impedance. This can be achieved by using one 10 uF (1210 case size, ceramic) and at least four 0.1 uF (0402 case size, ceramic) capacitors in parallel. The 0.1 uF (0402 case size, ceramic) capacitors must be placed right next to the VDDA and VDD\_DIFF pins as close as possible. Note that the 10 uF capacitor must be of 1210 case size, and it must be ceramic for lowest ESR (Effective Series Resistance) possible. The 0.1 uF should be of case size 0402, this offers the lowest ESL (Effective Series Inductance) to achieve low impedance towards the high speed range.

For VDDD, at least ten 0.1 uF (0402 case size, ceramic) and one 10 uF (1210 case size, ceramic) capacitors are recommended. The 0.1 uF capacitors should be placed as close to the VDDD pins as possible.

Please refer to evaluation board schematic for details.

### 3.17 LINE CARD APPLICATION




Figure 13. Line Card Application

#### 4 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The microprocessor interface supports Serial mode only.

In a read operation, the active edge of SCLK is selected by CLKE. When CLKE is asserted low, data on SDO will be clocked out on the ris-

ing edge of SCLK. When CLKE is asserted high, data on SDO will be clocked out on the falling edge of SCLK.

In a write operation, data on SDI will be clocked in on the rising edge of SCLK.




Figure 14. Serial Read Timing Diagram (CLKE Asserted Low)




Figure 15. Serial Read Timing Diagram (CLKE Asserted High)

Table 32: Read Timing Characteristics in Serial Mode

Symbol	Parameter	Min	Тур	Max	Unit
T	One cycle time of the master clock		12.86		ns
t <sub>in</sub>	Delay of input pad		5		ns
t <sub>out</sub>	Delay of output pad		5		ns
t <sub>su1</sub>	Valid SDI to valid SCLK setup time	4			ns
t <sub>su2</sub>	Valid CS to valid SCLK setup time	14			ns
t <sub>d1</sub>	Valid SCLK to valid data delay time		10		ns
t <sub>d2</sub>	CS rising edge to SDO high impedance delay time		10		ns
t <sub>pw1</sub>	SCLK pulse width low	3.5T + 5			ns
t <sub>pw2</sub>	SCLK pulse width high	3.5T + 5			ns
t <sub>h1</sub>	Valid SDI after valid SCLK hold time	6			ns
t <sub>h2</sub>	Valid CS after valid SCLK hold time (CLKE = 0/1)	5			ns
t <sub>TI</sub>	Time between consecutive Read-Read or Read-Write accesses (CS rising edge to CS falling edge)	10			ns




Figure 16. Serial Write Timing Diagram

**Table 33: Write Timing Characteristics in Serial Mode** 

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t <sub>in</sub>	Delay of input pad		5		ns
t <sub>out</sub>	Delay of output pad		5		ns
t <sub>su1</sub>	Valid SDI to valid SCLK setup time	4			ns
t <sub>su2</sub>	Valid CS to valid SCLK setup time	14			ns
t <sub>pw1</sub>	SCLK pulse width low	3.5T			ns
t <sub>pw2</sub>	SCLK pulse width high	3.5T			ns
t <sub>h1</sub>	Valid SDI after valid SCLK hold time	6			ns
t <sub>h2</sub>	Valid CS after valid SCLK hold time	5			ns
t <sub>TI</sub>	Time between consecutive Write-Write or Write-Read accesses (CS rising edge to CS falling edge)	10			ns

### 5 JTAG

This device is compliant with the IEEE 1149.1 Boundary Scan standard except the following:

- The output boundary scan cells do not capture data from the core and the device does not support EXTEST instruction;
- The TRST pin is set low by default and JTAG is disabled in order to be consistent with other manufacturers.

The JTAG interface timing diagram is shown in Figure 17.




Figure 17. JTAG Interface Timing Diagram

**Table 34: JTAG Timing Characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>TCK</sub>	TCK period	100			ns
t <sub>S</sub>	TMS / TDI to TCK setup time	25			ns
t <sub>H</sub>	TCK to TMS / TDI Hold Time	25			ns
t <sub>D</sub>	TCK to TDO delay time			50	ns

#### 6 PROGRAMMING INFORMATION

After reset, all the registers are set to their default values. The registers are read or written via the microprocessor interface.

Before any write operation, the value in register PROTECTION\_CNFG is recommended to be confirmed to make sure whether the write operation is enabled. The device provides 3 register protection modes:

- Protected mode: no other registers can be written except register PROTECTION\_CNFG itself;
- Fully Unprotected mode: all the writable registers can be written;
- Single Unprotected mode: one more register can be written besides register PROTECTION\_CNFG. After write operation (not including writing a '1' to clear a bit to '0'), the device automatically switches to Protected mode.

Writing '0' to the registers will take no effect if the registers are cleared by writing '1'.

T0 and T4 paths share some registers, whose addresses are 27H, 28H, 2AH, 4EH, 4FH, 5AH, 5BH, 62H  $\sim$  64H, 68H and 69H. The names of shared registers are marked with a \*. Before register read/write operation, register T4\_T0\_REG\_SEL\_CNFG is recommended to be confirmed to make sure whether the register operation is available for T0 or T4 path.

The access of the Multi-word Registers is different from that of the Single-word Registers. Take the registers (04H, 05H and 06H) for an example, the write operation for the Multi-word Registers follows a fixed sequence. The register (04H) is configured first and the register (06H) is configured last. The three registers are configured continuously and should not be interrupted by any operation. The crystal calibration configuration will take effect after all the three registers are configured. During read operation, the register (04H) is read first and the register (06H) is read last. The crystal calibration reading should be continuous and not be interrupted by any operation.

Certain bit locations within the device register map are designated as Reserved. To ensure proper and predictable operation, bits designated as Reserved should not be written by the users. In addition, their value should be masked out from any testing or error detection methods that are implemented.

#### 6.1 REGISTER MAP

Table 35 is the map of all the registers, sorted in an ascending order of their addresses.

Table 35: Register List and Map

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
			Globa	l Control Re	gisters	I	ı	I	I	ı
00	ID[7:0] - Device ID 1				ID[	7:0]				P 52
01	ID[15:8] - Device ID 2		ID[15:8]							
04	NOMINAL_FREQ[7:0]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 1		NOMINAL_FREQ_VALUE[7:0]							
05	NOMINAL_FREQ[15:8]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 2		NOMINAL_FREQ_VALUE[15:8]							
06	NOMINAL_FREQ[23:16]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 3		NOMINAL_FREQ_VALUE[23:16]							
07	T4_T0_REG_SEL_CNFG - T0 / T4 Registers Selection Configuration	-	-	-	T4_T0_SE L	-	-	-	-	P 54
08	PHASE_ALARM_TIME_OUT_CNFG - Phase Lock Alarm Time-Out Configu- ration	MULTI_FA	CTOR[1:0]			TIME_OUT	_VALUE[5:0]			P 54
09	INPUT_MODE_CNFG - Input Mode Configuration	AUTO_EX T_SYNC_ EN	EXT_SYN C_EN	PH_ALAR M_TIMEO UT	SYNC_F	REQ[1:0]	IN_SONET _SDH	-	REVERTIV E_MODE	P 55
0A	DIFFERENTIAL_IN_OUT_OSCI_CNF G - Differential Input / Output Port & Master Clock Configuration		-	-	-	-	OSC_EDG E	OUT1_PE CL_LVDS	-	P 56

Table 35: Register List and Map (Continued)

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
0B	MON_SW_PBO_CNFG - Frequency Monitor, Input Clock Selection & PBO Control	FREQ_MO N_CLK	LOS_FLA G_TO_TD O	ULTR_FAS T_SW	EXT_SW	PBO_FRE Z	PBO_EN	-	FREQ_MO N_HARD_ EN	P 57
7E	PROTECTION_CNFG - Register Protection Mode Configuration				PROTECTIC	N_DATA[7:0				P 58
			Inte	errupt Regis	ters					
0C	INTERRUPT_CNFG - Interrupt Configuration	-	-	-	-	-	-	HZ_EN	INT_POL	P 59
0D	INTERRUPTS1_STS - Interrupt Status 1	-	-	IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	-	-	P 59
0E	INTERRUPTS2_STS - Interrupt Status 2	T0_OPER ATING_MO DE	T0_MAIN_ REF_FAIL ED	-	-	-	-	-	IN3_CMOS	P 60
0F	INTERRUPTS3_STS - Interrupt Status 3	EX_SYNC _ALARM	T4_STS	-	INPUT_TO _T4	-	-	-	-	P 61
10	INTERRUPTS1_ENABLE_CNFG - Interrupt Control 1	-	-	IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	-	-	P 61
11	INTERRUPTS2_ENABLE_CNFG - Interrupt Control 2	T0_OPER ATING_MO DE	T0_MAIN_ REF_FAIL ED	-	-	-	-	-	IN3_CMOS	P 62
12	INTERRUPTS3_ENABLE_CNFG - Interrupt Control 3	EX_SYNC _ALARM	T4_STS	-	INPUT_TO _T4	-	-	-	-	P 62
		-	k Frequency	/ & Priority C	Configuratio	n Registers				
16	IN1_CMOS_CNFG - CMOS Input Clock 1 Configuration	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRE	EQ[3:0]		P 63
17	Clock 2 Configuration	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRE	EQ[3:0]		P 64
18	IN1_IN2_DIFF_HF_DIV_CNFG - Differential Input Clock 1 & 2 High Frequency Divider Configuration		_DIV[1:0]	-	-	-	-	IN1_DIFF	=_DIV[1:0]	P 65
19	IN1_DIFF_CNFG - Differential Input Clock 1 Configuration	IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRE	EQ[3:0]		P 66
1A	IN2_DIFF_CNFG - Differential Input Clock 2 Configuration	IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRE	EQ[3:0]		P 67
1D	IN3_CMOS_CNFG - CMOS Input Clock 3 Configuration	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRE	EQ[3:0]		P 68
23	PRE_DIV_CH_CNFG - DivN Divider Channel Selection	-	-	-	-		PRE_DIV_CH	1_VALUE[3:0	)]	P 69
24	PRE_DIVN[7:0]_CNFG - DivN Divider Division Factor Configuration 1				PRE_DIVN	_VALUE[7:0]				P 69
25	PRE_DIVN[14:8]_CNFG - DivN Divider Division Factor Configuration 2	-	- PRE_DIVN_VALUE[14:8]							P 70
27	IN1_IN2_CMOS_SEL_PRIORITY_CN FG - CMOS Input Clock 1 & 2 Priority Configuration *	IN2	_CMOS_SEL	_PRIORITY	[3:0]	IN1_CMOS_SEL_PRIORITY[3:0]				P 71
28	IN1_IN2_DIFF_SEL_PRIORITY_CNF G - Differential Input Clock 1 & 2 Priority Configuration *	IN2	 2_DIFF_SEL	_PRIORITY[3	3:0]	IN	1_DIFF_SEL	PRIORITY[	3:0]	P 72

Table 35: Register List and Map (Continued)

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page	
2A	IN3_CMOS_SEL_PRIORITY_CNFG - CMOS Input Clock 3 Priority Configuration *	-	-	-	-			L_PRIORITY	[3:0]	P 73	
	Inj	out Clock Q	uality Monit	oring Config	juration & St	atus Regist	ers			•	
2E	FREQ_MON_FACTOR_CNFG - Factor of Frequency Monitor Configuration	-	-	-	-		FREQ_MON	_FACTOR[3:0	)]	P 74	
2F	ALL_FREQ_MON_THRESHOLD_CN FG - Frequency Monitor Threshold for All Input Clocks Configuration	-	-	-	-	ALL_I	P 74				
31	UPPER_THRESHOLD_0_CNFG - Upper Threshold for Leaky Bucket Configuration 0		UPPER_THRESHOLD_0_DATA[7:0]								
32	LOWER_THRESHOLD_0_CNFG - Lower Threshold for Leaky Bucket Configuration 0		LOWER_THRESHOLD_0_DATA[7:0]								
33	BUCKET_SIZE_0_CNFG - Bucket Size for Leaky Bucket Configuration 0		BUCKET_SIZE_0_DATA[7:0]								
34	DECAY_RATE_0_CNFG - Decay Rate for Leaky Bucket Configuration 0	-	-	-	-	-	-		TE_0_DATA :0]	P 76	
35	UPPER_THRESHOLD_1_CNFG - Upper Threshold for Leaky Bucket Configuration 1	UPPER_THRESHOLD_1_DATA[7:0]									
36	LOWER_THRESHOLD_1_CNFG - Lower Threshold for Leaky Bucket Configuration 1	LOWER_THRESHOLD_1_DATA[7:0]									
37	BUCKET_SIZE_1_CNFG - Bucket Size for Leaky Bucket Configuration 1			В	UCKET_SIZI	E_1_DATA[7	:0]			P 77	
38	DECAY_RATE_1_CNFG - Decay Rate for Leaky Bucket Configuration 1	-	-	-	-	-	-		TE_1_DATA :0]	P 77	
39	UPPER_THRESHOLD_2_CNFG - Upper Threshold for Leaky Bucket Configuration 2			UPPI	ER_THRESH	OLD_2_DAT	TA[7:0]			P 77	
3A	LOWER_THRESHOLD_2_CNFG - Lower Threshold for Leaky Bucket Configuration 2			LOW	ER_THRESH	IOLD_2_DA <sup>-</sup>	ΓA[7:0]			P 78	
3B	BUCKET_SIZE_2_CNFG - Bucket Size for Leaky Bucket Configuration 2			В	UCKET_SIZI	E_2_DATA[7	:0]			P 78	
3C	DECAY_RATE_2_CNFG - Decay Rate for Leaky Bucket Configuration 2	-	-	-	-	-	-		TE_2_DATA :0]	P 78	
3D	UPPER_THRESHOLD_3_CNFG - Upper Threshold for Leaky Bucket Configuration 3			UPPI	ER_THRESH	OLD_3_DAT	TA[7:0]			P 79	
3E	LOWER_THRESHOLD_3_CNFG - Lower Threshold for Leaky Bucket Configuration 3			LOW	ER_THRESH	HOLD_3_DA	ΓA[7:0]			P 79	
3F	BUCKET_SIZE_3_CNFG - Bucket Size for Leaky Bucket Configuration 3			В	UCKET_SIZI	E_3_DATA[7	:0]			P 79	
40	DECAY_RATE_3_CNFG - Decay Rate for Leaky Bucket Configuration 3	-	-	-	-	-	-		TE_3_DATA :0]	P 80	

Table 35: Register List and Map (Continued)

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
41	IN_FREQ_READ_CH_CNFG - Input Clock Frequency Read Channel Selection	-	-	-	-		IN_FREQ_R	EAD_CH[3:0	]	P 80
42	IN_FREQ_READ_STS - Input Clock Frequency Read Value				IN_FREQ_	VALUE[7:0]				P 81
44	IN1_IN2_CMOS_STS - CMOS Input Clock 1 & 2 Status	-	IN2_CMOS _FREQ_H ARD_ALA RM	IN2_CMOS _NO_ACTI VITY_ALA RM	IN2_CMOS _PH_LOC K_ALARM	-	IN1_CMOS _FREQ_H ARD_ALA RM	IN1_CMOS _NO_ACTI VITY_ALA RM	IN1_CMOS _PH_LOC K_ALARM	P 82
45	IN1_IN2_DIFF_STS - Differential Input Clock 1 & 2 Status	-	IN2_DIFF_ FREQ_HA RD_ALAR M	IN2_DIFF_ NO_ACTIV ITY_ALAR M	IN2_DIFF_ PH_LOCK _ALARM	-	RD_ALAR M	М	IN1_DIFF_ PH_LOCK _ALARM	P 83
47	IN3_CMOS_STS - CMOS Input Clock 3 Status	-	-	-	-	-	IN3_CMOS _FREQ_H ARD_ALA RM	IN3_CMOS _NO_ACTI VITY_ALA RM	IN3_CMOS _PH_LOC K_ALARM	P 84
	l	T0 /	T4 DPLL Inp	out Clock Se	lection Regi	sters		1	I	1
4A	INPUT_VALID1_STS - Input Clocks Validity 1	-	-	IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	-	-	P 85
4B	INPUT_VALID2_STS - Input Clocks Validity 2	-	-	-	-	-	-	-	IN3_CMOS	P 85
4E	PRIORITY_TABLE1_STS - Priority Status 1 *	HIGHE	ST_PRIORI	ΓY_VALIDAT	ED[3:0]	CURR	RENTLY_SELECTED_INPUT[3:0]			P 86
4F	PRIORITY_TABLE2_STS - Priority Status 2 *	THIRD_HI	GHEST_PRI	ORITY_VALII	DATED[3:0]	SECOND_H	HIGHEST_PF	RIORITY_VAL ]	-IDATED[3:0	P 87
50	T0_INPUT_SEL_CNFG - T0 Selected Input Clock Configuration	-	-	-	-		T0_INPU	Γ_SEL[3:0]		P 87
51	T4_INPUT_SEL_CNFG - T4 Selected Input Clock Configuration	-	T4_LOCK_ T0	T0_FOR_T 4	T4_TEST_ T0_PH		T4_INPU	Γ_SEL[3:0]		P 88
	·	T0 /	T4 DPLL Sta	te Machine	Control Reg	isters				
52	OPERATING_STS - DPLL Operating Status	EX_SYNC _ALARM_ MON	T4_DPLL_ LOCK	T0_DPLL_ SOFT_FRE Q_ALARM	SOFT_FRE	T0_DPLL_ LOCK	T0_DPLL_0	OPERATING <sub>.</sub>	_MODE[2:0]	P 89
53	T0_OPERATING_MODE_CNFG - T0 DPLL Operating Mode Configuration	-	-	-	-	-	T0_OPE	ERATING_MO	ODE[2:0]	P 90
54	T4_OPERATING_MODE_CNFG - T4 DPLL Operating Mode Configuration	-	-	-	-	-	T4_OPE	ERATING_MO	ODE[2:0]	P 90
			T4 DPLL & A	APLL Config	uration Reg				4T1 E3 T3	
55	T0_DPLL_APLL_PATH_CNFG - T0 DPLL & APLL Path Configuration		T0_APLL_	_PATH[3:0]			BSAI_16E1_ BEL[1:0]	P 91		
56	T0_DPLL_START_BW_DAMPING_C NFG - T0 DPLL Start Bandwidth & Damping Factor Configuration	T0_DPLL	START_DAM	MPING[2:0]		T0_DPLL_START_BW[4:0]				P 92
57	T0_DPLL_ACQ_BW_DAMPING_CNF G - T0 DPLL Acquisition Bandwidth & Damping Factor Configuration	th & T0_DPLL_ACQ_DAMPING[2:0] T0_DPLL_ACQ_BW[4:0]					P 93			
58	T0_DPLL_LOCKED_BW_DAMPING_ CNFG - T0 DPLL Locked Bandwidth & Damping Factor Configuration	T0_DPLL_I	_OCKED_DA	MPING[2:0]	T0_DPLL_LOCKED_BW[4:0]				P 94	

Table 35: Register List and Map (Continued)

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
59	T0_BW_OVERSHOOT_CNFG - T0 DPLL Bandwidth Overshoot Configu- ration	AUTO_BW _SEL	-	-	-	T0_LIMT	-	-	-	P 94
5A	PHASE_LOSS_COARSE_LIMIT_CNF G - Phase Loss Coarse Detector Limit Configuration *	PH_LOS_L IMT_EN	WIDE_EN	MULTI_PH _APP	MULTI_PH _8K_4K_2 K_EN	Pł	H_LOS_COA	RSE_LIMT[3	:0]	P 95
5B	PHASE_LOSS_FINE_LIMIT_CNFG - Phase Loss Fine Detector Limit Configuration *	_EN	FAST_LOS _SW	-	-	-	PH_L(	DS_FINE_LIN	/IT[2:0]	P 96
5C	T0_HOLDOVER_MODE_CNFG - T0 DPLL Holdover Mode Configuration	MAN_HOL DOVER	AUTO_AV G	FAST_AVG	READ_AV G		DOVER_M [1:0]	-	-	P 97
5D	T0_HOLDOVER_FREQ[7:0]_CNFG - T0 DPLL Holdover Frequency Configuration 1			Т	0_HOLDOVE	ER_FREQ[7:	0]			P 97
5E	T0_HOLDOVER_FREQ[15:8]_CNFG - T0 DPLL Holdover Frequency Configuration 2			T	)_HOLDOVE	R_FREQ[15	:8]			P 98
5F	T0_HOLDOVER_FREQ[23:16]_CNFG - T0 DPLL Holdover Frequency Configuration 3			TO	_HOLDOVE	R_FREQ[23:	16]			P 98
60	T4_DPLL_APLL_PATH_CNFG - T4 DPLL & APLL Path Configuration		T4_APLL	_PATH[3:0]			PS_16E1_1 EL[1:0]		4T1_E3_T3 _[1:0]	P 99
61	T4_DPLL_LOCKED_BW_DAMPING_ CNFG - T4 DPLL Locked Bandwidth & Damping Factor Configuration	T4_DPLL_I	_OCKED_DA	MPING[2:0]	-	-	-		LOCKED_B 1:0]	P 100
62	CURRENT_DPLL_FREQ[7:0]_STS - DPLL Current Frequency Status 1 *			С	URRENT_DF	PLL_FREQ[7	:0]			P 100
63	CURRENT_DPLL_FREQ[15:8]_STS - DPLL Current Frequency Status 2 *			Cl	JRRENT_DP	LL_FREQ[15	5:8]			P 100
64	CURRENT_DPLL_FREQ[23:16]_STS - DPLL Current Frequency Status 3 *			CU	RRENT_DPI	L_FREQ[23	:16]			P 101
65	DPLL_FREQ_SOFT_LIMIT_CNFG - DPLL Soft Limit Configuration	FREQ_LIM T_PH_LOS			DPLL_F	REQ_SOFT_	LIMT[6:0]			P 101
66	DPLL_FREQ_HARD_LIMIT[7:0]_CNF G - DPLL Hard Limit Configuration 1			DF	PLL_FREQ_H	IARD_LIMT[7	7:0]			P 101
67	DPLL_FREQ_HARD_LIMIT[15:8]_CN FG - DPLL Hard Limit Configuration 2			DP	LL_FREQ_H	ARD_LIMT[1	5:8]			P 102
68	CURRENT_DPLL_PHASE[7:0]_STS - DPLL Current Phase Status 1 *			ı	CURRENT_F	PH_DATA[7:0	]			P 102
69	CURRENT_DPLL_PHASE[15:8]_STS - DPLL Current Phase Status 2 *	CURRENT_PH_DATA[15:8]						P 102		
6A	T0_T4_APLL_BW_CNFG - T0 / T4 APLL Bandwidth Configuration	T0_APLL_BW[1:0]						P 103		
			Output C	onfiguration	Registers					
6D	OUT2_FREQ_CNFG - Output Clock 2 Frequency Configuration		OUT2_PAT	H_SEL[3:0]			OUT2_DIV	/IDER[3:0]		P 104
71	OUT1_FREQ_CNFG - Output Clock 1 Frequency Configuration	OUT1_PATH_SEL[3:0] OUT1_DIVIDER[3:0]						P 105		
72	OUT1_INV_CNFG - Output Clock 1 Invert Configuration	-	-	-	-	-	-	OUT1_INV	-	P 105

Table 35: Register List and Map (Continued)

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
73	OUT2_INV_CNFG - Output Clock 2 Invert Configuration	-	-	-	-	-	OUT2_INV	-	-	P 106
74	FR_MFR_SYNC_CNFG - Frame Sync & Multiframe Sync Output Configuration	IN_2K_4K_ 8K_INV	8K_EN	2K_EN	2K_8K_PU L_POSITI ON	8K_INV	8K_PUL	2K_INV	2K_PUL	P 107
		F	BO & Phase	e Offset Con	trol Register	rs			•	•
78	PHASE_MON_PBO_CNFG - Phase Transient Monitor & PBO Configuration	IN_NOISE _WINDOW	-	PH_MON_ EN	PH_MON_ PBO_EN		PH_TR_MO	N_LIMT[3:0]		P 108
7A	PHASE_OFFSET[7:0]_CNFG - Phase Offset Configuration 1				PH_OFF	SET[7:0]				P 108
7B	PHASE_OFFSET[9:8]_CNFG - Phase Offset Configuration 2	PH_OFFS ET_EN	-	-	-	-	-	PH_OFF	SET[9:8]	P 109
		Sy	nchronizati	on Configur	ation Regist	ers				
7C	SYNC_MONITOR_CNFG - Sync Monitor Configuration	SYNC_BY PASS	SYN	C_MON_LIM	T[2:0]	-				P 110
7D	SYNC_PHASE_CNFG - Sync Phase Configuration	-	-	SYNC_I	PH3[1:0]	SYNC_PH2[1:0]			P 111	

# 6.2 REGISTER DESCRIPTION

### 6.2.1 GLOBAL CONTROL REGISTERS

### ID[7:0] - Device ID 1

Type:	ess: 00H : Read ult Value: 10	001000									
	7	6	5	4	3	2	1	0			
Е	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0			
	Bit	Name	Description								
	7 - 0	ID[7:0]	Refer to the description of the ID[15:8] bits (b7~0, 01H).								

## ID[15:8] - Device ID 2

	ess: 01H										
	Read ult Value: 00	010001									
	7	6	5	4	3	2	1	0			
Г	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	1		
	Bit	Name Description									
	7 - 0 ID[15:8] The value in the ID[15:0] bits are pre-set, representing the identification number for the IDT82V3355.										

### NOMINAL\_FREQ[7:0]\_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 1

	:: 04H ead / Write Value: 000000	00							
	7	6	5	4	3	2	1	0	
	NOMINAL_FRE Q_VALUE7NOMINAL_FRE Q_VALUE6NOMINAL_FRE Q_VALUE5NOMINAL_FRE Q_VALUE4NOMINAL_FRE Q_VALUE3NOMINAL_FRE Q_VALUE3NOMINAL_FRE 								
Bit	2								
7 - 0	7 - 0 NOMINAL_FREQ_VALUE[7:0] Refer to the description of the NOMINAL_FREQ_VALUE[23:16] bits (b7~0, 06H).								

#### NOMINAL\_FREQ[15:8]\_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 2

	: 05H ead / Write Value: 000000	00							
	7	6	5	4	3	2	1	0	
	/INAL_FRE VALUE15	NOMINAL_FRE Q_VALUE14	NOMINAL_FRE Q_VALUE13	NOMINAL_FRE Q_VALUE12	NOMINAL_FRE Q_VALUE11	NOMINAL_FRE Q_VALUE10	NOMINAL_FRE Q_VALUE9	NOMINAL_FRE Q_VALUE8	
Bit	it Name Description								
7 - 0	- 0 NOMINAL_FREQ_VALUE[15:8] Refer to the description of the NOMINAL_FREQ_VALUE[23:16] bits (b7~0, 06H).								

### NOMINAL\_FREQ[23:16]\_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 3

1 71	s: 06H ead / Write Value: 000000	000								
	7	6	5	4	3	2	1	0		
	MINAL_FRE _VALUE23	NOMINAL_FRE Q_VALUE22	NOMINAL_FRE Q_VALUE21	NOMINAL_FRE Q_VALUE20	NOMINAL_FRE Q_VALUE19	NOMINAL_FRE Q_VALUE18	NOMINAL_FRE Q_VALUE17	NOMINAL_FRE Q_VALUE16		
Bit		Name	Description							
7 - 0	NOMINAL_F	REQ_VALUE[23:16]	0.0000884, the cal For example, the f calculated as +3 pp 3 ÷ 0.0000884 = 3 So '008490' should	ibration value for the requency offset on 0	master clock in ppm DSCI is +3 ppm. The (Hex); e bits.	n will be gotten.	•	alue is multiplied by e calibration value is		

## T4\_T0\_REG\_SEL\_CNFG - T0 / T4 Registers Selection Configuration

Address: 07H Type: Read / Wri Default Value: XX										
7	6	5	4	3	2	1	0			
-		-	T4_T0_SEL	-			-			
Bit	Name			Descri	ption					
7 - 5	-	Reserved.								
4	T4_T0_SEL									
3 - 0	-	Reserved.								

### PHASE\_ALARM\_TIME\_OUT\_CNFG - Phase Lock Alarm Time-Out Configuration

Address: 08H Type: Read / Wri Default Value: 00									
7	6	5	4	3	2	1	0		
MULTI_FACT	TO MULTI_FACTO R0	TIME_OUT_VA LUE5	TIME_OUT_VA LUE4	TIME_OUT_VA LUE3	TIME_OUT_VA LUE2	TIME_OUT_VA LUE1	TIME_OUT_VAL UE0		
Bit	Name			De	escription				
7 - 6	MULTI_FACTOR[1:0]	selected input cl phase lock alarm	These bits determine a factor which has a relationship with a period in seconds. A phase lock alarm will be raised if the selected input clock is not locked in T0 DPLL within this period. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', the shase lock alarm will be cleared after this period (starting from when the alarm is raised). Refer to the description of the TIME_OUT_VALUE[5:0] bits (b5~0, 08H).  20: 2 (default)  21: 4  10: 8						
5 - 0	TIME_OUT_VALUE[5:0]	These bits represent an unsigned integer. If the value in these bits is multiplied by the value in the MULTI_FACTOR[1:0] bits (b7~6, 08H), a period in seconds will be gotten.  LUE[5:0] A phase lock alarm will be raised if the T0 selected input clock is not locked in T0 DPLL within this period. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', the phase lock alarm will be cleared after this period (starting from when the alarm is raised).							

## INPUT\_MODE\_CNFG - Input Mode Configuration

Address: 09H Type: Read / Default Value	Write									
7	6	5	4	3	2	1	0			
AUTO_EXT		PH_ALARM_TI MEOUT	SYNU FREUI SYN		IN_SONET_SD H	-	REVERTIVE_M ODE			
Bit	Name			Desc	ription					
7	AUTO_EXT_SYNC_EN	This bit is valid only with Refer to the description			s '0'.					
	This bit is valid only when the SYNC_BYPASS bit (b7, 7CH) is '0'.  This bit, together with the AUTO_EXT_SYNC_EN bit (b7, 09H), determines whether the selected frame sync enabled to synchronize the frame sync output signals.						ne sync input signal i			
6	EXT_SYNC_EN	AUTO_EXT_SYN	C_EN EXT_SYNO	C_EN	Synchronization					
		don't-care	0		Disabled (default)					
		0	1			nabled isabled				
		This bit determines h	This bit determines how to clear the phase lock alarm.  0: The phase lock alarm will be cleared when a '1' is written to the corresponding INn_CMOS_PH_LOCK_ALARM (n = 1,							
5	PH_ALARM_TIMEOUT	0: The phase lock ala or 3) / INn_DIFF_PH 1: The phase lock a (b7~6, 08H) in secon	_LOCK_ALARM (nalarm will be cleare	= 1 or 2) bit (b4/0, 44 d after a period (=	H/45H/47H). TIME_OUT_VALUE[:		•			
4 - 3	SYNC_FREQ[1:0]	These bits set the fre 00: 8 kHz (default) 01: 8 kHz. 10: 4 kHz. 11: 2 kHz.	quency of the frame	e sync signals input c	on the EX_SYNC1 ~	EX_SYNC3 pins.				
2	IN_SONET_SDH	0: SDH. The DPLL re and the T0/T4 DPLL 1: SONET. The DPL '0001' and the T0/T4	nis bit selects the SDH or SONET network type.  SDH. The DPLL required clock is 2.048 MHz when the IN_FREQ[3:0] bits (b3~0, 16H, 17H, 19H, 1AH & 1DH) are '000 nd the T0/T4 DPLL output from the 16E1/16T1 path is 16E1.  SONET. The DPLL required clock is 1.544 MHz when the IN_FREQ[3:0] bits (b3~0, 16H, 17H, 19H, 1AH & 1DH) are '000' and the T0/T4 DPLL output from the 16E1/16T1 path is 16T1.  The default value of this bit is determined by the SONET/SDH pin during reset.							
1	-	Reserved.								
0	REVERTIVE_MODE	his bit selects Revertive or Non-Revertive switch for T0 path.  : Non-Revertive switch. (default)  : Revertive switch.								

## DIFFERENTIAL\_IN\_OUT\_OSCI\_CNFG - Differential Input / Output Port & Master Clock Configuration

Address: 0AH Type: Read / Wr Default Value: X							
7	6	5	4	3	2	1	0
-	-	-	-	-	OSC_EDGE	OUT1_PECL_LVDS	-
Bit	Name				Description		
7 - 3	-	Reserved.					
2	OSC_EDGE	This bit selects a 0: The rising edg 1: The falling edg		of the master clo	ck.		
1	OUT1_PECL_LVDS		port technology fo )	r OUT1.			
0	-	Reserved					

## MON\_SW\_PBO\_CNFG - Frequency Monitor, Input Clock Selection & PBO Control

Address: 0Bl Type: Read / Default Value	Write								
7	6	5	4	3	2	1	0		
FREQ_MO	ON_C LOS_FLAG_TO _TDO	ULTR_FAST_SW	EXT_SW	PBO_FREZ	PBO_EN	-	FREQ_MON_H ARD_EN		
Bit	Name Description								
7	FREQ_MON_CLK	The bit selects a refer 0: The output of T0 Df 1: The master clock. (	PLL.	clock frequency mor	nitoring.				
6	LOS_FLAG_TO_TDO	0: Not reported. TDO	ne bit determines whether the interrupt of T0 selected input clock fail - is reported by the TDO pin.  Not reported. TDO pin is used as JTAG test data output which complies with IEEE 1149.1. (default)  Reported. TDO pin mimics the state of the T0_MAIN_REF_FAILED bit (b6, 0EH) and does not strictly comply with IE 49.1.						
5	ULTR_FAST_SW	This bit determines who: Valid. (default) 1: Invalid.		·	d when missing 2 co	onsecutive clock cyc	cles or more.		
4	EXT_SW	This bit determines the 0: Forced selection or 1: External Fast selection The default value of the default value o	Automatic selection tion.	n, as controlled by the	-	:0] bits (b3~0, 50H)			
3	PBO_FREZ	rent phase offset when 0: Not frozen. (default 1: Frozen. Further PB	n a PBO event is triç ) O events are ignore	ggered. d and the current ph	ase offset is maintai	ined.	3O is frozen at the cur-		
2	PBO_EN	mode or Free-Run mo 0: Disabled. 1: Enabled. (default)							
1	-	Reserved.							
0	FREQ_MON_HARD_EN		ve the frequency ha	ird alarm threshold. <sup>-</sup>	The reference clock		ock with respect to the of T0 DPLL or the mas-		

## PROTECTION\_CNFG - Register Protection Mode Configuration

Address: 7EH Type: Read / W Default Value:									
7	6	5	4	3	2	1	0		
PROTECTION DATA?	-   -	PROTECTION_ DATA5	PROTECTION_ DATA4	PROTECTION_ DATA3	PROTECTION_ DATA2	PROTECTION_ DATA1	PROTECTION_ DATA0		
Bit	Name			Des	scription				
7 - 0	PROTECTION_DATA[7:0]	00000000 - 10000 10000101: Fully U 10000110: Single	hese bits select a register write protection mode.  0000000 - 10000100, 10000111 - 11111111: Protected mode. No other registers can be written except this register.  0000101: Fully Unprotected mode. All the writable registers can be written. (default)  0000110: Single Unprotected mode. One more register can be written besides this register. After write operation (not cluding writing a '1' to clear the bit to '0'), the device automatically switches to Protected mode.						

#### 6.2.2 INTERRUPT REGISTERS

## INTERRUPT\_CNFG - Interrupt Configuration

Address: 0CH Type: Read / Default Value	Write								
7	6	5	4	3	2	1	0		
_	-	-	-		·	HZ_EN	INT_POL		
Bit	Name			Descrip	otion				
7 - 2	-	Reserved.							
1	HZ_EN	0: The output on the IN	his bit determines the output characteristics of the INT_REQ pin.  The output on the INT_REQ pin is high/low when the interrupt is active; the output is the opposite when the interrupt is inactive.  The output on the INT_REQ pin is high/low when the interrupt is active; the output is in high impedance state when the interrupt inactive.						
0	INT_POL	This bit determines the 0: Active low. (default) 1: Active high.	active level on the INT_	REQ pin for an acti	ve interrupt indicati	on.			

## INTERRUPTS1\_STS - Interrupt Status 1

ddress: 0DH ype: Read / W efault Value: X										
7	6	5	4	3	2	1	0			
-	-	IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	-				
Bit	Name			Descrip	otion					
7 - 6	-	Reserved.								
5 - 4	INn_DIFF	This bit indicates the va whether there is a transit 0: Has not changed. 1: Has changed. (default This bit is cleared by writ	ion (from '0' to '1' or '							
3 - 2	INn_CMOS	whether there is a transit 0: Has not changed. 1: Has changed. (default	This bit indicates the validity changes (from 'valid' to 'invalid' or from 'invalid' to 'valid') for the corresponding INn_CMOS; i.e., whether there is a transition (from '0' to '1' or from '1' to '0') on the corresponding INn_CMOS bit (b3/2, 4AH). Here n is 2 or 1. b): Has not changed.							
1 - 0	-	Reserved.								

# INTERRUPTS2\_STS - Interrupt Status 2

Address: 0EH Type: Read / Wri Default Value: 00									
7	6	5	4	3	2	1	0		
T0_OPERAT _MODE			IN3_CM						
Bit	Name		Description						
7	T0_OPERATING_MODE	T0_DPLL_OPERATI 0: Has not switched. 1: Has switched. This bit is cleared by	D_DPLL_OPERATING_MODE[2:0] bits (b2~0, 52H) changes. Has not switched. (default)						
6	T0_MAIN_REF_FAILED		to 'invalid'; i.e., whe				k fails when its validity INn_CMOS / INn_DIFF		
5 - 1	-	Reserved.							
0	IN3_CMOS	This bit indicates the whether there is a tra 0: Has not changed. 1: Has changed. (de This bit is cleared by	ansition (from '0' to				CMOS for T0 path, i.e., (b0, 4BH).		

## INTERRUPTS3\_STS - Interrupt Status 3

Address: 0FH Type: Read / Wr Default Value: 1									
7	6	5	4	3	2	1	0		
EX_SYNC_AI	LARM T4_STS	-	INPUT_TO_T4	-		-	-		
Bit	Name			Descrip	otion				
7	EX_SYNC_ALARM	EX_SYNC_ALARM_MO 0: Has not occurred. 1: Has occurred. (default							
6	T4_STS	This bit indicates the T4 there is a transition (from 0: Has not changed. 1: Has changed. (default This bit is cleared by writ	'0' to '1' or from '1' to				o 'locked'); i.e., wheth		
5	-	Reserved.							
4	INPUT_TO_T4	This bit indicates wh HIGHEST_PRIORITY_V. 0: Has not changed. 1: Has changed. (default This bit is cleared by writ	ALIDATED[3:0] bits (b						
3 - 0	-	Reserved.							

## INTERRUPTS1\_ENABLE\_CNFG - Interrupt Control 1

Address: 10H Type: Read / Wri Default Value: XX							
7	6	5	4	3	2	1	0
-		IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	-	-
Bit	Name			Descrip	otion		
7 - 6	-	Reserved.					
5 - 4	INn_DIFF	This bit controls whether t 'valid' to 'invalid' or from 'i 0: Disabled. (default) 1: Enabled.					
3 - 2	INn_CMOS	This bit controls whether to 'valid' to 'invalid' or from 'invalid	•	•	•	•	
1 - 0	-	Reserved.					

### INTERRUPTS2\_ENABLE\_CNFG - Interrupt Control 2

Address: 11H Type: Read / Wri Default Value:00							
7	6	5	4	3	2	1	0
T0_OPERAT _MODE	ING T0_MAIN_REF_F AILED	-	-	-	-	-	IN3_CMOS
Bit	Name			Desc	ription		
7	T0_OPERATING_MODE	This bit controls who switches, i.e., when 0: Disabled. (default 1: Enabled.	the T0_OPERATIN			Q pin when the T0	DPLL operating mode
6	T0_MAIN_REF_FAILED	This bit controls wh has failed; i.e., wher 0: Disabled. (default 1: Enabled.	n the T0_MAIN_RE			EQ pin when the T	0 selected input clock
5 - 1	-	Reserved.					
0	IN3_CMOS		i' to 'invalid' or from				he input clock validity S bit (b0, 0EH) is '1'.

## INTERRUPTS3\_ENABLE\_CNFG - Interrupt Control 3

Address: 12H Type: Read / Wr Default Value: 00							
7	6	5	4	3	2	1	0
EX_SYNC_AL	_ARM T4_STS	·	INPUT_TO_T4	-	-	-	-
Bit	Name			Desc	ription		
7	$I \vdash X \subseteq Y \cap I \cap A \cap A \cap A \cap A$	This bit controls wheth occurred, i.e., when the 0: Disabled. (default) 1: Enabled.	•	•		pin when an ext	ernal sync alarm has
6	T4_STS	This bit controls wheth changes (from 'locked' t 0: Disabled. (default) 1: Enabled.					
5	-	Reserved.					
4	INPUT_TO_T4	This bit controls whethe change to be unqualified 0: Disabled. (default) 1: Enabled.	•	•	•	n when all the in	put clocks for T4 path
3 - 0	-	Reserved.					

#### 6.2.3 INPUT CLOCK FREQUENCY & PRIORITY CONFIGURATION REGISTERS

## IN1\_CMOS\_CNFG - CMOS Input Clock 1 Configuration

Address: 16H Type: Read / Wr Default Value: 0											
7	6	5	5 4 3 2 1								
DIRECT_DI	V LOCK_8K	BUCKET_SEL1	BUCKET_SEL1 BUCKET_SEL0 IN_FREQ3 IN_FREQ2 IN_FREQ1 IN_FREQ0								
Bit	Name										
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 16H).							
		IN1_CMOS:	is bit, together with the DIRECT_DIV bit (b7, 16H), determines whether the DivN Divider or the Lock 8k Divider is used 1_CMOS:  DIRECT DIV bit LOCK 8K bit Used Divider								
6	LOCK 8K	0	0			ssed (default)					
		0	1		71	k Divider					
		1	0		DivN	Divider					
		1	1		Res	served					
5 - 4		These bits select one of 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	ses of the configurations of the configurati	tion registers are 31 tion registers are 35 tion registers are 39	H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	N1_CMOS:					
3 - 0	IN_FREQ[3:0]	0000: 8 kHz. (default) 0001: 1.544 MHz (wher 0010: 6.48 MHz. 0011: 19.44 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved.	Group 3; the addresses of the configuration registers are 3DH ~ 40H.  ese bits set the DPLL required frequency for IN1_CMOS: 00: 8 kHz. (default) 01: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is '0') 10: 6.48 MHz. 11: 19.44 MHz. 11: 19.44 MHz. 12: 20: 25.92 MHz. 13: 38.88 MHz. 14: 10 ~ 1000: Reserved. 15: 2 kHz. 16: 4 kHz.								

# IN2\_CMOS\_CNFG - CMOS Input Clock 2 Configuration

Address: 17H Type: Read / Wr Default Value: 00										
7	6	5	4	3	2	1	0			
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL1 BUCKET_SEL0 IN_FREQ3 IN_FREQ2 IN_FREQ1 IN_FREC							
Bit	Name		Description							
7	DIRECT_DIV	Refer to the description of	of the LOCK_8K bit (	b6, 17H).						
		This bit, together with th IN2_CMOS:	<u> </u>				8k Divider is used for			
	1001/01/	DIRECT_DIV		bit		Divider				
6	LOCK_8K	0	0		• •	sed (default)				
		0	1		Lock 8k Divider DivN Divider					
		1	0							
		1	1		Kes	erved				
5 - 4	BUCKET_SEL[1:0]	11: Group 3; the address	es of the configuration ies of the configuration ies of the configuration es of the configuration	on registers are 31 on registers are 35 on registers are 39 on registers are 3D	H ~ 34H. (default) H ~ 38H. H ~ 3CH.	2_CMOS:				
3 - 0	IN_FREQ[3:0]	0000: 8 kHz. (default)	01: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is 10: 6.48 MHz. 11: 19.44 MHz. 11: 19.44 MHz. 10: 25.92 MHz. 11: 38.88 MHz. 11: - 1000: Reserved. 11: 2 kHz. 11: 2 kHz. 11: - 1111: Reserved.							

## IN1\_IN2\_DIFF\_HF\_DIV\_CNFG - Differential Input Clock 1 & 2 High Frequency Divider Configuration

Address: 18H Type: Read / Wri Default Value: 00							
7	6	5	4	3	2	1	0
IN2_DIFF_DI	V1 IN2_DIFF_DIV0	-	-	-	· ·	IN1_DIFF_DIV1	IN1_DIFF_DIV0
Bit	Name			D	escription		
7 - 6	IN2_DIFF_DIV[1:0]	These bits determi 00: Bypassed. (def 01: Divided by 4. 10: Divided by 5. 11: Reserved.		Divider is used an	d what the division fa	ctor is for IN2_DIFF fre	equency division:
5 - 2	-	Reserved.					
1 - 0	IN1_DIFF_DIV[1:0]	These bits determi 00: Bypassed. (det 01: Divided by 4. 10: Divided by 5. 11: Reserved.		Divider is used an	d what the division fa	ctor is for IN1_DIFF fre	equency division:

## IN1\_DIFF\_CNFG - Differential Input Clock 1 Configuration

Address: 19H Type: Read / Wri Default Value: 00										
7	6	5	4	3	2	1	0			
DIRECT_DI	V LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0			
Bit	Name		Description							
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 19H).						
		This bit, together with the IN1_DIFF:	ne DIRECT_DIV bit	(b7, 19H), determin			k 8k Divider is used for			
		DIRECT_DIV	_	K bit		Divider				
6	LOCK_8K	0	0		Both bypassed (default)					
		0	1		Lock 8k Divider					
		1	0		DivN Divider					
		1	1		Res	served				
5 - 4	BUCKET_SEL[1:0]	00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	These bits select one of the four groups of leaky bucket configuration registers for IN1_DIFF:  00: Group 0; the addresses of the configuration registers are 31H ~ 34H. (default)  01: Group 1; the addresses of the configuration registers are 35H ~ 38H.  10: Group 2; the addresses of the configuration registers are 39H ~ 3CH.  11: Group 3; the addresses of the configuration registers are 3DH ~ 40H.							
3 - 0	IN_FREQ[3:0]	0000: 8 kHz. 0001: 1.544 MHz (wher 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved.	hese bits set the DPLL required frequency for IN1_DIFF:  000: 8 kHz.  001: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is '0').  010: 6.48 MHz.  011: 19.44 MHz. (default)  100: 25.92 MHz.  101: 38.88 MHz.  110 ~ 1000: Reserved.  001: 2 kHz.  010: 4 kHz.							

## IN2\_DIFF\_CNFG - Differential Input Clock 2 Configuration

Address: 1AH Type: Read / Wr Default Value: 00									
7	6	5	4	3	2	1	0		
DIRECT_DI	V LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0		
Bit	Name			Descri	iption				
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 1AH).					
		This bit, together with the IN2_DIFF:				Divider or the Lock	8k Divider is used for		
6	LOCK_8K	0	0		Both bypassed (default)				
		0	1		Lock 8k Divider				
		1	0		DivN Divider				
		1	1		Reserved				
5 - 4		These bits select one of the four groups of leaky bucket configuration registers for IN2_DIFF:  00: Group 0; the addresses of the configuration registers are 31H ~ 34H. (default)  01: Group 1; the addresses of the configuration registers are 35H ~ 38H.  10: Group 2; the addresses of the configuration registers are 39H ~ 3CH.  11: Group 3; the addresses of the configuration registers are 3DH ~ 40H.							
3 - 0	IN_FREQ[3:0]	0000: 8 kHz. 0001: 1.544 MHz (when 0010: 6.48 MHz. 0011: 19.44 MHz. (defau 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved. 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved.	These bits set the DPLL required frequency for IN2_DIFF:  1000: 8 kHz.  1001: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is '0').  1010: 6.48 MHz.  1011: 19.44 MHz. (default)  1100: 25.92 MHz.  1101: 38.88 MHz.  1110 ~ 1000: Reserved.  1001: 2 kHz.  1010: 4 kHz.						

# IN3\_CMOS\_CNFG - CMOS Input Clock 3 Configuration

Address: 1DH Type: Read / Write Default Value: 00000011										
7	6	5	4	3	2	1	0			
DIRECT_DI	V LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2 IN_FREQ1		IN_FREQ0			
Bit	Name			Desc	ription					
7	DIRECT_DIV	Refer to the description	of the LOCK_8K I	oit (b6, 1DH).						
	_	This bit, together with t		,	nes whether the Divi	N Divider or the Loc	k 8k Divider is used for			
_		DIRECT_DI			Used Divider					
6	LOCK_8K	0	C		Both bypassed (default)					
		0	1		Lock 8k Divider					
		1	C		DivN Divider					
		1	1		Reserved					
5 - 4	BUCKET_SEL[1:0]	00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	These bits select one of the four groups of leaky bucket configuration registers for IN3_CMOS:  00: Group 0; the addresses of the configuration registers are 31H ~ 34H. (default)  01: Group 1; the addresses of the configuration registers are 35H ~ 38H.  10: Group 2; the addresses of the configuration registers are 39H ~ 3CH.  11: Group 3; the addresses of the configuration registers are 3DH ~ 40H.							
3 - 0	IN_FREQ[3:0]	These bits set the DPLL required frequency for IN3_CMOS: 0000: 8 kHz. 0001: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is '0'). 0010: 6.48 MHz. 0011: 19.44 MHz. (default) 0100: 25.92 MHz. 0101: 38.88 MHz. 0101: ~ 1000: Reserved. 1001: 2 kHz. 1010: 4 kHz. 1011: ~ 1111: Reserved. For IN3_CMOS, the required frequency should not be set higher than that of the input clock.								

### PRE\_DIV\_CH\_CNFG - DivN Divider Channel Selection

ldress: 23H pe: Read / W efault Value: X										
7	6 5	4	3	2	1	0				
-		-	PRE_DIV_CH_VALUE3	PRE_DIV_CH_VALUE2	PRE_DIV_CH_VALUE1	PRE_DIV_CH_VALUE0				
Bit	Name		Description							
7 - 4	-	Res	leserved.							
3 - 0	PRE_DIV_CH_VALUE	Thes sele 0000 000 001 010 0110 0111	eserved. his register is an indirect address register for Register 24H and 25H. hese bits select an input clock. The value set in the PRE_DIVN_VALUE[14:0] bits (25H, 24H) is available elected input clock.  000: Reserved. (default) 001, 0010: Reserved. 011: IN1_CMOS. 100: IN2_CMOS. 101: IN1_DIFF. 110: IN2_DIFF. 111, 1000: Reserved. 001: IN3_CMOS.							

## PRE\_DIVN[7:0]\_CNFG - DivN Divider Division Factor Configuration 1

T	ddress: 24H ype: Read / Wri efault Value: 00								
	7	6	5	4	3	2	1	0	
l	PRE_DIVN_\ LUE7	/A PRE_DIVN_VA LUE6	PRE_DIVN_VA LUE5	PRE_DIVN_VA LUE4	PRE_DIVN_VA LUE3	PRE_DIVN_VA LUE2	PRE_DIVN_VA LUE1	PRE_DIVN_VA LUE0	
F	Bit	Name	Description						
	7 - 0	PRE_DIVN_VALUE[7:0]	Refer to the descri	efer to the description of the PRE_DIVN_VALUE[14:8] bits (b6~0, 25H).					

# PRE\_DIVN[14:8]\_CNFG - DivN Divider Division Factor Configuration 2

Address: 25H Type: Read / Write Default Value: X0000000										
7	6	5	4	3	2	1	0			
-	PRE_DIVN_VAL UE14	PRE_DIVN_VAL UE13	PRE_DIVN_VAL UE12	PRE_DIVN_VAL UE11	PRE_DIVN_VAL UE10	PRE_DIVN_VAL UE9	PRE_DIVN_VAL UE8			
Bit	Name		Description							
7	-	Reserved.								
6 - 0	PRE_DIVN_VALUE[14:8]	clock is selected A value from '0' t reserved. So the The division facto 1. Write the lower	If the value in the PRE_DIVN_VALUE[14:0] bits is plus 1, the division factor for an input clock will be gotten. The input clock is selected by the PRE_DIV_CH_VALUE[3:0] bits (b3~0, 23H).  A value from '0' to '4BEF' (Hex) can be written into, corresponding to a division factor from 1 to 19440. The others are reserved. So the DivN Divider only supports an input clock whose frequency is lower than (<) 155.52 MHz.  The division factor setting should observe the following order:  1. Write the lower eight bits of the division factor to the PRE_DIVN_VALUE[7:0] bits;  2. Write the higher eight bits of the division factor to the PRE_DIVN_VALUE[14:8] bits.							

## IN1\_IN2\_CMOS\_SEL\_PRIORITY\_CNFG - CMOS Input Clock 1 & 2 Priority Configuration \*

Address: 27H Type: Read / Write Default Value: 00110010								
7	6	5	4	3	2	1	0	
IN2_CMOS_S L_PRIORITY		IN2_CMOS_SI L_PRIORITY1		IN1_CMOS_SE L_PRIORITY3	IN1_CMOS_SE L_PRIORITY2	IN1_CMOS_SE L_PRIORITY1	IN1_CMOS_SE L_PRIORITY0	
Bit	Name				Description			
7 - 4	INn_CMOS_SEL_PRIORITY[3:0]  10 11 11 11 11		These bits set the priority of the corresponding INn_CMOS. Here n is 2.  0000: Disable INn_CMOS for automatic selection.  0001: Priority 1.  0010: Priority 2.  0011: Priority 3. (default)  0100: Priority 4.  0101: Priority 5.  0110: Priority 6.  0111: Priority 7.  1000: Priority 8.  1001: Priority 9.  1010: Priority 10.  1011: Priority 11.  1100: Priority 12.  1101: Priority 13.  1110: Priority 14.  1111: Priority 15.					
3 - 0	These 0000: 0001: 0010: 0010: 0100:		te bits set the priority of the bits set the priority of the Disable INn_CMOS for the Priority 1.  Priority 1. Priority 2. (default) Priority 3. Priority 4. Priority 5. Priority 6. Priority 7. Priority 8. Priority 9. Priority 10. Priority 11. Priority 12. Priority 13. Priority 14. Priority 14. Priority 15.			s 1.		

## IN1\_IN2\_DIFF\_SEL\_PRIORITY\_CNFG - Differential Input Clock 1 & 2 Priority Configuration \*

Address: 28H Type: Read / Wri Default Value: 00							
7	6	5	4	3	2	1	0
IN2_DIFF_SE PRIORITY3		IN2_DIFF_SEL_ PRIORITY1	IN2_DIFF_SEL_ PRIORITY0	IN1_DIFF_SEL_ PRIORITY3	IN1_DIFF_SEL_ PRIORITY2	IN1_DIFF_SEL_ PRIORITY1	IN1_DIFF_SEL_ PRIORITY0
Bit	Name				Description		
7 - 4	INn_DIFF_SEL_PRIOR	0000: Disa 0001: Prio 0010: Prio 0010: Prio 0100: Prio 0110: Prio 0110: Prio 1111: Prio 1000: Prio 1001: Prio 1001: Prio 1010: Prio 1011: Prio 1101: Prio 1101: Prio 1101: Prio 1101: Prio 1111: Prio 1111: Prior	These bits set the priority of the corresponding INn_DIFF. Here n is 2. 0000: Disable INn_DIFF for automatic selection. (default) 0001: Priority 1. 0010: Priority 2. 0011: Priority 3. 0100: Priority 4. 0101: Priority 5. 0110: Priority 6.				
3 - 0	INn_DIFF_SEL_PRIOR	0000: Disa 0001: Prio 0010: Prio 0011: Prio 0100: Prio 0101: Prio 0110: Prio	able INn_DIFF for au rity 1. rity 2. rity 3. rity 4. rity 5. rity 6. rity 7. rity 8. rity 9. rity 10. rity 11. rity 12. rity 13. rity 13. rity 14.	e corresponding INn tomatic selection. (d	_DIFF. Here n is 1. efault)		

## IN3\_CMOS\_SEL\_PRIORITY\_CNFG - CMOS Input Clock 3 Priority Configuration \*

ddress: 2AH /pe: Read / Write efault Value: XXXX0100										
7	6	5	4	3	2	1	0			
-				IN3_CMOS_SE L_PRIORITY1	IN3_CMOS_SE L_PRIORITY0					
Bit	Name		Description							
7 - 4	-	Res	erved.							
3-0	7 - 4 -		se bits set the priority o 0: Disable INn for autor 1: Priority 1. 0: Priority 2. 1: Priority 3. 0: Priority 4. (default) 1: Priority 5. 0: Priority 6. 1: Priority 7. 0: Priority 7. 0: Priority 9. 0: Priority 10. 1: Priority 11. 0: Priority 12. 1: Priority 13. 0: Priority 14. 1: Priority 14. 1: Priority 15.		NJ_UMUS.					

#### 6.2.4 INPUT CLOCK QUALITY MONITORING CONFIGURATION & STATUS REGISTERS

## FREQ\_MON\_FACTOR\_CNFG - Factor of Frequency Monitor Configuration

Address: 2EH Type: Read / Wri Default Value: X									
7	6	5	4	3	2	1	0		
			·	FREQ_MON_F ACTOR3	FREQ_MON_F ACTOR2	FREQ_MON_F ACTOR1	FREQ_MON_F ACTOR0		
Bit	Name			De	escription				
7 - 4	-	Reserved.  These bits determine a factor. The factor has a relationship with the frequency hard alarm threshold in ppm (refer							
3 - 0	FREQ_MON_FACTOR[3:0]	the description clock with restriction that the factor represent application 0000: 0.0032.0001: 0.0064.0010: 0.0127.0011: 0.0257.0011:	n of the ALL_FREQ pect to the master cl resents the accuracy ns.	_HARD_THRESHOL	LD[3:0] bits (b3~0, 2) the description of the	2FH)) and with the fear IN_FREQ_VALUE[	snoid in ppm (refer to requency of the input 7:0] bits (b7~0, 42H)). requirements of differ-		

#### ALL\_FREQ\_MON\_THRESHOLD\_CNFG - Frequency Monitor Threshold for All Input Clocks Configuration

	Address: 2FH Type: Read / Write Default Value: XXXX0011												
7	6	5	4	3	2	1	0						
•	-	·	-	ALL_FREQ_HARD_ THRESHOLD3	ALL_FREQ_HARD_ THRESHOLD2	ALL_FREQ_HARD_ THRESHOLD1	ALL_FREQ_HARD_ THRESHOLD0						
Bit		Name		Description									
7 - 4		-	Reserve	Reserved.									
3 - 0	ALL_FREQ_HA	RD_THRESHOLD	[3:0] follows: Frequei	its represent an unsigned ncy Hard Alarm Thi MON_FACTOR[3:0] (b3- eshold is symmetrical abo	reshold (ppm) = (A -0, 2EH)		opm can be calculated as  ESHOLD[3:0] + 1) X						

#### UPPER\_THRESHOLD\_0\_CNFG - Upper Threshold for Leaky Bucket Configuration 0

Address: 31 Type: Read Default Valu	/ Write	110								
7	7 6				4	3	2	1	0	
UPPER_ SHOLD_ AT	0_DAT	UPPER_THRE SHOLD_0_DAT A6	UPPER_TH SHOLD_0_I A5		UPPER_THRE SHOLD_0_DAT A4	UPPER_THRE SHOLD_0_DAT A3	UPPER_THRE SHOLD_0_DAT A2	UPPER_THRE SHOLD_0_DAT A1	UPPER_THRE SHOLD_0_DAT A0	
Bit	Bit Name			Description						
7 - 0	7 - 0 UPPER_THRESHOLD_0_DATA[7:0]				These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accumulated events is above this threshold, a no-activity alarm is raised.					

#### LOWER\_THRESHOLD\_0\_CNFG - Lower Threshold for Leaky Bucket Configuration 0

Т	Address: 32H Type: Read / Default Value	Write	100								
	7		6	5		4	3	2	1	0	
	LOWER_ SHOLD_0 A7		LOWER_THRE SHOLD_0_DAT A6	LOWER_ SHOLD_0 A5	D_DAT	LOWER_THRE SHOLD_0_DAT A4	LOWER_THRE SHOLD_0_DAT A3	LOWER_THRE SHOLD_0_DAT A2	LOWER_THRE SHOLD_0_DAT A1	LOWER_THRE SHOLD_0_DAT A0	
ľ	Bit	Bit Name			Description						
	7 - 0	LOWER	R_THRESHOLD_0_		These bits set a lower threshold for the internal leaky bucket accumulator. When the number of the accumulated events is below this threshold, the no-activity alarm is cleared.						

#### BUCKET\_SIZE\_0\_CNFG - Bucket Size for Leaky Bucket Configuration 0

Address: 33H Type: Read / Write Default Value: 00001000											
7		6	5	4	3	2	1	0			
BUCKET_ _0_DAT		BUCKET_SIZE _0_DATA6	BUCKET_SIZE _0_DATA5	BUCKET_SIZE _0_DATA4	BUCKET_SIZE _0_DATA3	BUCKET_SIZE _0_DATA2	BUCKET_SIZE _0_DATA1	BUCKET_SIZE _0_DATA0			
Bit		Name		Description							
7 - 0	BUCKE	ET_SIZE_0_DATA[7:		These bits set a bucket size for the internal leaky bucket accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected.							

#### DECAY\_RATE\_0\_CNFG - Decay Rate for Leaky Bucket Configuration 0

71	Address: 34H Type: Read / Write Default Value: XXXXXXX01											
7	6	5	4	3	2	1	0					
		-		-	-	DECAY_RATE_ 0_DATA1	DECAY_RATE_ 0_DATA0					
Bit	Name			D	escription							
7 - 2	-	Reserved.										
1 - 0	DECAY_RATE_0_DATA[	00: The accun 01: The accun 10: The accun	These bits set a decay rate for the internal leaky bucket accumulator: 00: The accumulator decreases by 1 in every 128 ms with no event detected. 01: The accumulator decreases by 1 in every 256 ms with no event detected. (default) 10: The accumulator decreases by 1 in every 512 ms with no event detected. 11: The accumulator decreases by 1 in every 1024 ms with no event detected.									

#### UPPER\_THRESHOLD\_1\_CNFG - Upper Threshold for Leaky Bucket Configuration 1

Т	Address: 35H Type: Read / Write Default Value: 00000110												
	7		6	5		4	3	2	1	0			
	UPPER_1 SHOLD_1 A7		UPPER_THRE SHOLD_1_DAT A6	UPPER_T SHOLD_1_ A5		UPPER_THRE SHOLD_1_DAT A4	UPPER_THRE SHOLD_1_DAT A3	UPPER_THRE SHOLD_1_DAT A2	UPPER_THRE SHOLD_1_DAT A1	UPPER_THRE SHOLD_1_DAT A0			
ľ	Bit		Name		Description								
	7 - 0	UPPER	R_THRESHOLD_1_I		These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accumulated events is above this threshold, a no-activity alarm is raised.								

#### LOWER\_THRESHOLD\_1\_CNFG - Lower Threshold for Leaky Bucket Configuration 1

T	• •	dress: 36H pe: Read / Write fault Value: 00000100											
7 6 5 4 3 2 1									1	0			
			LOWER SHOLD_ As	1_DAT	LOWER_THRE SHOLD_1_DAT A4	LOWER_THRE SHOLD_1_DAT A3	LOWER_THRE SHOLD_1_DAT A2	LOWER_THRE SHOLD_1_DAT A1	LOWER_THRE SHOLD_1_DAT A0				
	Bit	Name			Description								
	7 - 0	- 0 LOWER_THRESHOLD_1_DATA[7:0]				These bits set a lower threshold for the internal leaky bucket accumulator. When the number of the accumulated events is below this threshold, the no-activity alarm is cleared.							

#### BUCKET\_SIZE\_1\_CNFG - Bucket Size for Leaky Bucket Configuration 1

Address: 37H Type: Read / Wi Default Value: 0		00								
7	7 6			4	3	2	1	0		
BUCKET_SI _1_DATA7		BUCKET_SIZE _1_DATA6	BUCKET_SIZE _1_DATA5	BUCKET_SIZE _1_DATA4	BUCKET_SIZE _1_DATA3	BUCKET_SIZE _1_DATA2	BUCKET_SIZE _1_DATA1	BUCKET_SIZE _1_DATA0		
Bit	Bit Name			Description						
7 - 0	BUCKET_SIZE_1_DATA[7:0]		[7:0] These bits se the bucket size	These bits set a bucket size for the internal leaky bucket accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected.						

#### DECAY\_RATE\_1\_CNFG - Decay Rate for Leaky Bucket Configuration 1

Address: 38H Type: Read / Write Default Value: XXXXXXX01											
7	6	5	4	3	2	1	0				
				-		DECAY_RATE_ 1_DATA1	DECAY_RATE_ 1_DATA0				
Bit	Name				Description						
7 - 2	-	Reserved.									
1 - 0	DECAY_RATE_1_DATA	00: The acc 01: The acc 10: The acc	These bits set a decay rate for the internal leaky bucket accumulator:  00: The accumulator decreases by 1 in every 128 ms with no event detected.  01: The accumulator decreases by 1 in every 256 ms with no event detected. (default)  10: The accumulator decreases by 1 in every 512 ms with no event detected.  11: The accumulator decreases by 1 in every 1024 ms with no event detected.								

#### UPPER\_THRESHOLD\_2\_CNFG - Upper Threshold for Leaky Bucket Configuration 2

T	Address: 39H Type: Read / Write Default Value: 00000110												
	7		6	5		4	3	2	1	0			
	UPPER_TH SHOLD_2_ A7		UPPER_THRE SHOLD_2_DAT A6	UPPER_SHOLD_2		UPPER_THRE SHOLD_2_DAT A4	UPPER_THRE SHOLD_2_DAT A3	UPPER_THRE SHOLD_2_DAT A2	UPPER_THRE SHOLD_2_DAT A1	UPPER_THRE SHOLD_2_DAT A0			
ľ	Bit	it Name				Description							
	7 - 0	7 - 0 UPPER_THRESHOLD_2_DATA[7:0				These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accumulated events is above this threshold, a no-activity alarm is raised.							

#### LOWER\_THRESHOLD\_2\_CNFG - Lower Threshold for Leaky Bucket Configuration 2

T	ddress: 3AH /pe: Read / W efault Value:		100							
	7		6	5		4	3	2	1	0
	LOWER_TH SHOLD_2_ A7		LOWER_THRE SHOLD_2_DAT A6	LOWER_1 SHOLD_2 A5		LOWER_THRE SHOLD_2_DAT A4	LOWER_THRE SHOLD_2_DAT A3	LOWER_THRE SHOLD_2_DAT A2	LOWER_THRE SHOLD_2_DAT A1	LOWER_THRE SHOLD_2_DAT A0
F	Bit Name				Description					
	7 - 0	0 LOWER_THRESHOLD_2_DATA[7:0				These bits set a lower threshold for the internal leaky bucket accumulator. When the number of the accumulated events is below this threshold, the no-activity alarm is cleared.				

#### BUCKET\_SIZE\_2\_CNFG - Bucket Size for Leaky Bucket Configuration 2

Address: 3BH Type: Read / Write Default Value: 00001000										
7		6	5	4	3	2	1	0		
BUCKET_ _2_DAT		BUCKET_SIZE _2_DATA6	BUCKET_SIZE _2_DATA5	BUCKET_SIZE _2_DATA4	BUCKET_SIZE _2_DATA3	BUCKET_SIZE _2_DATA2	BUCKET_SIZE _2_DATA1	BUCKET_SIZE _2_DATA0		
Bit Name Description										
7 - 0 BUCKET_SIZE_2_DATA[7:0] These bits set a bucket the bucket size, the accordance in the bucket size.								imulated events reach		

#### DECAY\_RATE\_2\_CNFG - Decay Rate for Leaky Bucket Configuration 2

	Address: 3CH Type: Read / Write Default Value: XXXXXX01											
7	6	5	4	3	2	1	0					
			-	-		DECAY_RATE_ 2_DATA1	DECAY_RATE_ 2_DATA0					
Bit	Name			De	escription							
7 - 2	-	Reserved.										
1 - 0	DECAY_RATE_2_DATA[1:	00: The accumu 01: The accumu 10: The accumu	These bits set a decay rate for the internal leaky bucket accumulator:  00: The accumulator decreases by 1 in every 128 ms with no event detected.  01: The accumulator decreases by 1 in every 256 ms with no event detected. (default)  10: The accumulator decreases by 1 in every 512 ms with no event detected.  11: The accumulator decreases by 1 in every 1024 ms with no event detected.									

#### UPPER\_THRESHOLD\_3\_CNFG - Upper Threshold for Leaky Bucket Configuration 3

Ту	Address: 3DH Type: Read / Write Default Value: 00000110											
	7		6	5		4	3	2	1	0		
	UPPER_TH SHOLD_3_ A7		UPPER_THRE SHOLD_3_DAT A6	UPPER_T SHOLD_3 A5		UPPER_THRE SHOLD_3_DAT A4	UPPER_THRE SHOLD_3_DAT A3	UPPER_THRE SHOLD_3_DAT A2	UPPER_THRE SHOLD_3_DAT A1	UPPER_THRE SHOLD_3_DAT A0		
F	Bit Name				Description							
	7 - 0	7 - 0 UPPER_THRESHOLD_3_DATA[7:0]				These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accumulated events is above this threshold, a no-activity alarm is raised.						

#### LOWER\_THRESHOLD\_3\_CNFG - Lower Threshold for Leaky Bucket Configuration 3

	Address: 3EH Type: Read / Write Default Value: 00000100										
7		6	5		4	3	2	1	0		
_	SHOLD_3_DAT SHOLD_3_DAT SH		LOWER_ SHOLD_ A5	3_DAT	LOWER_THRE SHOLD_3_DAT A4	LOWER_THRE SHOLD_3_DAT A3	LOWER_THRE SHOLD_3_DAT A2	LOWER_THRE SHOLD_3_DAT A1	LOWER_THRE SHOLD_3_DAT A0		
Bit	Bit Name				Description						
7 - 0	7 - 0 LOWER_THRESHOLD_3_DATA[7:0] These bits set a lower threshold for the internal leaky bucket accumulator. When the number of the accumulator accumulator accumulator. When the number of the accumulator accumulator accumulator accumulator.						mber of the accumu-				

#### BUCKET\_SIZE\_3\_CNFG - Bucket Size for Leaky Bucket Configuration 3

Address: 3FH										
Type: Read / W	/rite									
Default Value: 00001000										
7	6	5	4	3	2	1	0			
BUCKET_S _3_DATA		BUCKET_SIZE _3_DATA5	BUCKET_SIZE _3_DATA4	BUCKET_SIZE _3_DATA3	BUCKET_SIZE _3_DATA2	BUCKET_SIZE _3_DATA1	BUCKET_SIZE _3_DATA0			
Bit	Bit Name Description									
					'					
7 - 0 BUCKET_SIZE_3_DATA[7:0] These bits set a bucket size for the internal leaky bucket accumulator. If the number of the accumulated events rea the bucket size, the accumulator will stop increasing even if further events are detected.						imulated events reach				

#### DECAY\_RATE\_3\_CNFG - Decay Rate for Leaky Bucket Configuration 3

Address: 40H Type: Read / Write Default Value: XXXXXX01											
7	6	5	4	3	2	1	0				
		-	-			DECAY_RATE_ 3_DATA1	DECAY_RATE_ 3_DATA0				
Bit	Name			[	Description						
7 - 2	-	Reserved.									
1 - 0	DECAY_RATE_3_DATA[^	These bits set a decay rate for the internal leaky bucket accumulator:  00: The accumulator decreases by 1 in every 128 ms with no event detected.  10: The accumulator decreases by 1 in every 256 ms with no event detected. (default)  10: The accumulator decreases by 1 in every 512 ms with no event detected.  11: The accumulator decreases by 1 in every 1024 ms with no event detected.									

#### IN\_FREQ\_READ\_CH\_CNFG - Input Clock Frequency Read Channel Selection

Address: 41H Type: Read / Write Default Value: XXXX0000										
7	6	5	4	3	2	1	0			
-	-	-	-	IN_FREQ_READ _CH3	IN_FREQ_READ _CH2	IN_FREQ_READ _CH1	IN_FREQ_READ _CH0			
Bit	Name	Description								
7 - 4	-	Reserved.								
3 - 0	These bits select an input clock, the frequency of which with respect to the reference clock can be 0000: Reserved. (default) 0001, 0010: Reserved. 0011: IN1_CMOS.									

## IN\_FREQ\_READ\_STS - Input Clock Frequency Read Value

Т	Address: 42H Type: Read Default Value: 00000000										
	7	6	5	4	3	2	1	0			
	IN_FREQ_VAL UE7 UE6		IN_FREQ_VAL UE5	IN_FREQ_VAL UE4	IN_FREQ_VAL UE3	IN_FREQ_VAL UE2	IN_FREQ_VAL UE1	IN_FREQ_VAL UE0			
	Bit	Name			Desc	cription					
These bits represent a 2's complement signed integer. If the value is multiplied by the value in FREQ_VALUE[7:0]  These bits represent a 2's complement signed integer. If the value is multiplied by the value in FREQ_MON_FACTOR[3:0] bits (b3~0, 2EH), the frequency of an input clock with respect to the reference clock in ppm be gotten. The input clock is selected by the IN_FREQ_READ_CH[3:0] bits (b3~0, 41H). The value in these bits is updated every 16 seconds, starting when an input clock is selected.											

# IN1\_IN2\_CMOS\_STS - CMOS Input Clock 1 & 2 Status

Address: 44H Type: Read Default Value: X	(110X110									
7	6	5	4	3	2	1	0			
	IN2_CMOS_FRE Q_HARD_ALAR M	IN2_CMOS_N ACTIVITY_AL M		D HAPD ALAP ACTIVITY ALAP INT_CWI						
Bit	Name	)		Description						
7	-		Reserved.							
6	IN2_CMOS_FREQ_	HARD_ALARM	0: No frequency hard alar 1: In frequency hard alarn	This bit indicates whether IN2_CMOS is in frequency hard alarm status.  D: No frequency hard alarm.  1: In frequency hard alarm status. (default)						
5	IN2_CMOS_NO_AC	TIVITY_ALARM	This bit indicates whether 0: No no-activity alarm. 1: In no-activity alarm star	us. (default)	•					
4	IN2_CMOS_PH_Li	OCK_ALARM	This bit indicates whether 0: No phase lock alarm. (and 1: In phase lock alarm state of the PH_ALARM_TIME PH_ALARM_TIMEOUT but to the phase of the p	default) tus. OUT bit (b5, 0 it (b5, 09H) is '1'	09H) is '0', this bit i	is cleared by writing er a period (= <i>TIME_</i> C	OUT_VALUE[5:0] (b5~0,			
3	-		Reserved.							
2	IN1_CMOS_FREQ_	HARD_ALARM	This bit indicates whether 0: No frequency hard alar 1: In frequency hard alarm	m.		status.				
1	IN1_CMOS_NO_AC	TIVITY_ALARM	This bit indicates whether 0: No no-activity alarm. 1: In no-activity alarm star	_	no-activity alarm stati	us.				
0	IN1_CMOS_PH_Li	OCK_ALARM	This bit indicates whether IN1_CMOS is in phase lock alarm status.  0: No phase lock alarm. (default)  1: In phase lock alarm status.  If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= TIME_OUT_VALUE[5:0] (b5~0, 08H) X MULTI_FACTOR[1:0] (b7~6, 08H) in second) which starts from when the alarm is raised.							

## IN1\_IN2\_DIFF\_STS - Differential Input Clock 1 & 2 Status

Address: 45H Type: Read Default Value: X	110X110									
7	6	5	4	3	2	1	0			
-	IN2_DIFF_FREQ _HARD_ALARM	IN2_DIFF_NO		-	IN1_DIFF_FREQ _HARD_ALARM	IN1_DIFF_NO_A CTIVITY_ALARM	IN1_DIFF_PH_L OCK_ALARM			
Bit	Name		Description							
7	-		Reserved.							
6	IN2_DIFF_FREQ_H	IARD_ALARM	0: No frequency hard alarr	This bit indicates whether IN2_DIFF is in frequency hard alarm status.  0: No frequency hard alarm.  1: In frequency hard alarm status. (default)						
5	IN2_DIFF_NO_ACTI	IVITY_ALARM	This bit indicates whether IN2_DIFF is in no-activity alarm status.  0: No no-activity alarm.  1: In no-activity alarm status. (default)							
4	IN2_DIFF_PH_LO	CK_ALARM	This bit indicates whether IN2_DIFF is in phase lock alarm status.  0: No phase lock alarm. (default)  1: In phase lock alarm status.  If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= TIME_OUT_VALUE[5:0] (b5~08H) X MULTI_FACTOR[1:0] (b7~6, 08H) in second) which starts from when the alarm is raised.							
3	-		Reserved.							
2	IN1_DIFF_FREQ_H	IARD_ALARM	This bit indicates whether IN1_DIFF is in frequency hard alarm status.  0: No frequency hard alarm.  1: In frequency hard alarm status. (default)							
1	IN1_DIFF_NO_ACTI	IVITY_ALARM	This bit indicates whether 0: No no-activity alarm. 1: In no-activity alarm stat	us. (default)	·					
0	IN1_DIFF_PH_LO	CK_ALARM	This bit indicates whether IN1_DIFF is in phase lock alarm status.  0: No phase lock alarm. (default)  1: In phase lock alarm status.  If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= TIME_OUT_VALUE[5:0] (b5~0, 08H) X MULTI_FACTOR[1:0] (b7~6, 08H) in second) which starts from when the alarm is raised.							

## IN3\_CMOS\_STS - CMOS Input Clock 3 Status

Address: 47H Type: Read Default Value: XX	XXXX110									
7	6	5		4	3	2	1	0		
			$\perp$			IN3_CMOS_FRE Q_HARD_ALAR M	IN3_CMOS_NO_ ACTIVITY_ALAR M	IN3_CMOS_PH_ LOCK_ALARM		
Bit	Name		Description							
7 - 3	-		Reserved.							
2	IN3_CMOS_FREQ_H	IARD_ALARM	This bit indicates whether IN3_CMOS is in frequency hard alarm status.  0: No frequency hard alarm.  1: In frequency hard alarm status. (default)							
1	IN3_CMOS_NO_ACT	IVITY_ALARM	0: No no-act	ivity alarm.	er IN3_CMOS is in atus. (default)	n no-activity alarm sta	tus.			
0	IN3_CMOS_PH_LC	OCK_ALARM	0: No phase 1: In phase I If the PH_A PH_ALARM	lock alarm. ock alarm s ALARM_TIN _TIMEOUT	(default) tatus. MEOUT bit (b5, 0bit (b5, 09H) is '1'	, this bit is cleared aft	is cleared by writing	g '1' to this bit; if the DUT_VALUE[5:0] (b5~0, m is raised.		

#### 6.2.5 T0 / T4 DPLL INPUT CLOCK SELECTION REGISTERS

## INPUT\_VALID1\_STS - Input Clocks Validity 1

Address: 4AH Type: Read Default Value: X	XX0000XX							
7	6	5	4	3	2	1	0	
-	-	IN2_DIFF	IN1_DIFF	IN2_CMOS	IN1_CMOS	·	·	
Bit	Name			Descrip	otion			
7 - 6	-	Reserved.						
5 - 4	INn_DIFF	This bit indicates the val 0: Invalid. (default) 1: Valid.	idity of the correspon	iding INn_DIFF. Here	en is 2 or 1.			
3 - 2	INn_CMOS	This bit indicates the val 0: Invalid. (default) 1: Valid.	idity of the correspon	nding INn_CMOS. He	ere n is 2 or 1.			
1 - 0	-	Reserved.						

#### INPUT\_VALID2\_STS - Input Clocks Validity 2

Address: 4BH Type: Read Default Value: X	(XXXXXX0						
7	6	5	4	3	2	1	0
-	-	·	·	·	-	-	IN3_CMOS
Bit	Name			Descript	ion		
7 - 1	-	Reserved.					
0	IN3_CMOS	This bit indicates the vali 0: Invalid. (default) 1: Valid.	dity of the correspon	ding IN3_CMOS.			

# PRIORITY\_TABLE1\_STS - Priority Status 1 \*

ddress: 4EH ype: Read lefault Value: 00	0000000							
7	6	5	4	3	2	1	0	
HIGHEST_PI ORITY_VALID TED3		HIGHEST_PRI ORITY_VALIDA TED1		CURRENTLY_S ELECTED_INP UT3	CURRENTLY_S ELECTED_INP UT2	CURRENTLY_S ELECTED_INP UT1	CURRENTLY_S ELECTED_INP UT0	
Bit	Name				Description			
7 - 4	HIGHEST_PRIORITY_	VALIDATED[3:0]	These bits indicate a qualified input clock with the highest priority.  0000: No input clock is qualified. (default)  0001, 0010: Reserved.  0011: IN1_CMOS.  0100: IN2_CMOS.  0101: IN1_DIFF.  0110: IN2_DIFF.  0111, 1000: Reserved.  1001: IN3_CMOS.  1010 ~ 1111: Reserved.					
3 - 0	CURRENTLY_SELECT	ut clock. selected input clock	is the T0 DPLL outp	ut. (default)				

## PRIORITY\_TABLE2\_STS - Priority Status 2 \*

Address: 4FH Type: Read Default Value: 00	000000							
7	6	5		4	3	2	1	0
THIRD_HIGH ST_PRIORITY VALIDATED3	_ ST_PRIORITY_	ST_PRIORITY_ ST_PRIORITY_ ST_P		D_HIGHE RIORITY_ DATED0	SECOND_HIGH EST_PRIORITY _VALIDATED3	SECOND_HIGH EST_PRIORITY _VALIDATED2	SECOND_HIGH EST_PRIORITY _VALIDATED1	SECOND_HIGH EST_PRIORITY _VALIDATED0
Bit		Name				Description	n	
7 - 4	THIRD_HIGHEST_PI	RIORITY_VALIDATE	D[3:0]	0000: No i 0001, 0010 0011: IN1_ 0100: IN2_ 0101: IN1_ 0110: IN2_ 0111, 1000 1001: IN3_	CMOS. DIFF. DIFF. D: Reserved.		ird highest priority.	
3 - 0	SECOND_HIGHEST_I	PRIORITY_VALIDAT	ED[3:0]	0000: No i 0001, 0010 0011: IN1_ 0100: IN2_ 0101: IN1_ 0110: IN2_ 0111, 1000 1001: IN3_	CMOS. DIFF. DIFF. b: Reserved.		econd highest priorit	y.

## T0\_INPUT\_SEL\_CNFG - T0 Selected Input Clock Configuration

Address: 50H Type: Read / Wri Default Value: XX							
7	6	5	4	3	2	1	0
-	-	·	·	T0_INPUT_SEL3	T0_INPUT_SEL2	T0_INPUT_SEL1	T0_INPUT_SEL0
Bit	Name			De	scription		
7 - 4	-	Reserved.					
3 - 0		0000: Automatic s 0001, 0010: Resel 0011: Forced sele 0100: Forced sele 0101: Forced sele 0110: Forced sele 0111, 1000: Reser	election. (default) ved. ction - IN1_CMOS i ction - IN2_CMOS ction - IN1_DIFF is ction - IN2_DIFF is ved. ction - IN3_CMOS	is selected. selected. selected.	when the EXT_SW bi	t (b4, 0BH) is '0'.	

## T4\_INPUT\_SEL\_CNFG - T4 Selected Input Clock Configuration

Address: 51H Type: Read / W Default Value: X										
7	6	5	4	3	2	1	0			
-	T4_LOCK_T0	T0_FOR_T4	T4_TEST_T0_PH	T4_INPUT_SEL3	T4_INPUT_SEL2	T4_INPUT_SEL1	T4_INPUT_SEL0			
Bit	Name			De	scription					
7	-	Reserved.								
6	T4_LOCK_T0	0: Independently	es whether the T4 DF from the T0 path. (de 76 MHz or 8 kHz sign	efault)		ependently from the 1	TO DPLL.			
5	T0_FOR_T4	T0 DPLL 77.76 I	his bit is valid only when the T4_LOCK_T0 bit (b6, 51H) is '1'. It determines whether a 77.76 MHz or 8 kHz signal from the 0 DPLL 77.76 MHz path is selected by the T4 DPLL.  77.76 MHz. (default)							
4	T4_TEST_T0_PH		vith the T0 selected in output. (default)				PLL for T4 DPLL locking ed input clocks.			
3 - 0	T4_INPUT_SEL[3:0]	0000: Automatic 0001, 0010: Res 0011: Forced sel 0100: Forced se 0101: Forced se 0110: Forced sel 0111, 1000: Res	ection - IN1_CMOS is lection - IN2_CMOS is lection - IN1_DIFF is s ection - IN2_DIFF is s erved. lection - IN3_CMOS is	s selected. s selected. selected. selected.	H) is '0'. They determ	nines the T4 DPLL inp	out clock selection.			

#### 6.2.6 T0 / T4 DPLL STATE MACHINE CONTROL REGISTERS

## **OPERATING\_STS - DPLL Operating Status**

Address: 52H Type: Read									
Default Value:	10000001								
7	6	5	4	3	2	1	0		
EX_SYNC RM_MC		T0_DPLL_ _FREQ_A		T0_DPLL_LO CK	T0_DPLL_OPER ATING_MODE2	T0_DPLL_OPER ATING_MODE1	T0_DPLL_OPER ATING_MODE0		
Bit	Name				Description				
7	EX_SYNC_ALARM	1_MON	sync input signal is in	external sync alarm s	status.				
6	T4_DPLL_LO	CK	This bit indicates the T4 DPLL locking status. 0: Unlocked. (default) 1: Locked.						
5	T0_DPLL_SOFT_FRE	Q_ALARM	This bit indicates whether the T0 DPLL is in soft alarm status.  0: No T0 DPLL soft alarm. (default)  1: In T0 DPLL soft alarm status.						
4	T4_DPLL_SOFT_FRE	Q_ALARM	This bit indicates whether th 0: No T4 DPLL soft alarm. ( 1: In T4 DPLL soft alarm sta	default)	oft alarm status.				
3	T0_DPLL_LO	CK	This bit indicates the T0 DP 0: Unlocked. (default) 1: Locked.	LL locking status.					
2 - 0	T0_DPLL_OPERATING	_MODE[2:0]	These bits indicate the curre 000: Reserved. 001: Free-Run. (default) 010: Holdover. 011: Reserved. 100: Locked. 101: Pre-Locked. 110: Pre-Locked. 111: Lost-Phase.						

## T0\_OPERATING\_MODE\_CNFG - T0 DPLL Operating Mode Configuration

Address: 53H Type: Read / Wi Default Value: X												
7	6 5	4	3	2	1	0						
-		-	- T0_OPERATING_MODE2 T0_OPERATING_MODE1 T0_OPERATING_MODE0									
Bit	Name		Description									
7 - 3	-	Reserve	ed.									
2 - 0	T0_OPERATING_MODE	000: Aut 001: For 010: For 011: Res 100: For 101: For 110: For	tomatic. (defau rced - Free-Ru rced - Holdove	n. r. ked2. ked.								

## T4\_OPERATING\_MODE\_CNFG - T4 DPLL Operating Mode Configuration

Address: 54H Type: Read / Wri Default Value: XX										
7	6 5	4	3	2	1	0				
· I		-	-	T4_OPERATING_MODE2	T4_OPERATING_MODE1	T4_OPERATING_MODE0				
Bit	t Name Description									
7 - 3	-	Reserve	d.							
2 - 0	T4_OPERATING_MODE[2:	000: Aut 001: For 010: For 011: Res 100: For	omatic. (default ced - Free-Run ced - Holdover.							

#### 6.2.7 T0 / T4 DPLL & APLL CONFIGURATION REGISTERS

## T0\_DPLL\_APLL\_PATH\_CNFG - T0 DPLL & APLL Path Configuration

Address: 55H Type: Read / \ Default Value:									
7	6	5	4	3	2	1	0		
T0_APLL_F	APLL_PATH T0_APLL_PA T0_APLL_PA TH1						T0_12E1_24T1_ E3_T3_SEL0		
Bit	Name				Description				
7 - 4	T0_APLL_PA	These bits select an input to the T0 APLL.  0000: The output of T0 DPLL 77.76 MHz path. (default)  0001: The output of T0 DPLL 12E1/24T1/E3/T3 path.  0010: The output of T0 DPLL 16E1/16T1 path.  0011: The output of T0 DPLL ETH/OBSAI/16E1/16T1 path.  0100: The output of T4 DPLL 77.76 MHz path.  0101: The output of T4 DPLL 12E1/24T1/E3/T3 path.  0110: The output of T4 DPLL 16E1/16T1 path.  0111: The output of T4 DPLL GSM/GPS/16E1/16T1 path.  1XXX: Reserved.							
3 - 2	T0_ETH_OBSAI_16E1	_16T1_SEL[1:0]	00: 16E1. 01: 16T1. 10: ETH. 11: OBSAI. The default value ing reset.		_16E1_16T1_SEL0 bi	t is determined by th	e SONET/ <del>SDH</del> pin dur-		
1 - 0	T0_12E1_24T1_E3_	_T3_SEL[1:0]	These bits select an output clock from the T0 DPLL 12E1/24T1/E3/T3 path.  00: 12E1.  01: 24T1.  10: E3.  11: T3.  The default value of the T0_12E1_24T1_E3_T3_SEL0 bit is determined by the SONET/SDH reset.						

## T0\_DPLL\_START\_BW\_DAMPING\_CNFG - T0 DPLL Start Bandwidth & Damping Factor Configuration

Address: 56H Type: Read / Wri Default Value: 01										
7	6	5		4	3	2	1	0		
T0_DPLL_ST RT_DAMPING		T0_DPLL RT_DAM		T0_DPLL_STA RT_BW4	T0_DPLL_STA RT_BW3	T0_DPLL_STA RT_BW2	T0_DPLL_STA RT_BW1	T0_DPLL_STA RT_BW0		
Bit	Name		Description							
7 - 5	T0_DPLL_START_DAI	MPING[2:0]	000: Re 001: 1.2 010: 2.5 011: 5. 100: 10 101: 20	These bits set the starting damping factor for T0 DPLL. 000: Reserved. 001: 1.2. 010: 2.5. 011: 5. (default) 100: 10. 111: Pecaned						
4 - 0	T0_DPLL_START_	BW[4:0]	110, 111: Reserved.  These bits set the starting bandwidth for T0 DPLL.  00XXX: Reserved.  01000: 0.1 Hz.  01001: 0.3 Hz.  01010: 0.6 Hz.  01011: 1.2 Hz.  01100: 2.5 Hz.  01101: 4 Hz.  01110: 8 Hz.  01111: 18 Hz. (default)  10000: 35 Hz.  10001: 70 Hz.  10011 ~ 11111: Reserved.							

## T0\_DPLL\_ACQ\_BW\_DAMPING\_CNFG - T0 DPLL Acquisition Bandwidth & Damping Factor Configuration

Address: 57H Type: Read / Wri Default Value: 01										
7	6		5	4	3	2	1	0		
T0_DPLL_AC _DAMPING2			PLL_ACQ MPING0	T0_DPLL_ACQ _BW4	T0_DPLL_ACQ _BW3	T0_DPLL_ACQ _BW2	T0_DPLL_ACQ _BW1	T0_DPLL_ACQ _BW0		
Bit	Name		Description							
7 - 5	T0_DPLL_ACQ_DAMP	PING[2:0]	100: 10. 101: 20.							
4 - 0	T0_DPLL_ACQ_BV	V[4:0]	110, 111: Reserved.  These bits set the acquisition bandwidth for T0 DPLL.  00XXX: Reserved.  01000: 0.1 Hz.  01001: 0.3 Hz.  01010: 0.6 Hz.  01011: 1.2 Hz.  01100: 2.5 Hz.  01101: 4 Hz.  01110: 8 Hz.  01111: 18 Hz. (default)  10000: 35 Hz.  10001: 70 Hz.  10010: 560 Hz.							

## T0\_DPLL\_LOCKED\_BW\_DAMPING\_CNFG - T0 DPLL Locked Bandwidth & Damping Factor Configuration

Address: 58H Type: Read / Wri Default Value: 01								
7	6	5		4	3	2	1	0
T0_DPLL_LOC ED_DAMPING	MPING2 ED_DAMPING1 ED_DAM			T0_DPLL_LOC KED_BW4	T0_DPLL_LOC KED_BW3	T0_DPLL_LOC KED_BW2	T0_DPLL_LOC KED_BW1	T0_DPLL_LOC KED_BW0
Bit	Name		Description					
7 - 5 4 - 0	T0_DPLL_LOCKED_DA	_BW[4:0]	000: R 001: 1. 010: 2. 011: 5. 100: 10 101: 20 110, 11 These 00XXX 01000: 01001: 01100: 01110: 01111: 10000: 10001: 10010:	5. (default) ). ). 1: Reserved. bits set the locked base in the locked				

#### T0\_BW\_OVERSHOOT\_CNFG - T0 DPLL Bandwidth Overshoot Configuration

Address: 59H Type: Read / Wri Default Value: 1)							
7	6	5	4	3	2	1	0
AUTO_BW_SI	EL -		-	T0_LIMT	-	·	· ·
Bit	Name			Descrip	otion		
7	AUTO_BW_SEL	This bit determines whe 0: The starting and acquiregardless of the T0 DP 1: The starting, acquisitistages. (default)	isition bandwidths / LL locking stage.	damping factors are	not used. Only the I	locked bandwidth / c	. •
6 - 4	-	Reserved.					
3	T0_LIMT	This bit determines whe 0: Not frozen. 1: Frozen. It will minimiz					
2 - 0	-	Reserved.					

## PHASE\_LOSS\_COARSE\_LIMIT\_CNFG - Phase Loss Coarse Detector Limit Configuration \*

Type:	ess: 5AH Read / Write ılt Value: 100001	101											
	7	6		5	4	3		2	1	0			
	ARSE_PH_L S_LIMT_EN	WIDE_EN	I	MULTI_PH_APP	MULTI_PH_8K_ 4K_2K_EN	PH_LOS_CO RSE_LIMT		LOS_COA SE_LIMT2	PH_LOS_COA RSE_LIMT1	PH_LOS_COA RSE_LIMT0			
Bit	Na	ime				De	escription				=		
7	COARSE_PH_	LOS_LIMT_EN	0: Di	1: Enabled. (default)									
6	WID	E_EN		•	of the MULTI_PH_8	•							
5	MULTI_	PH_APP	0: Lii 1: Lii on th clock PH_	This bit determines whether the PFD output of T0/T4 DPLL is limited to ±1 UI or is limited to the coarse phase limit.  DELIMITED IN THE PFD OUTPUT OF TO SHAPE IN THE PROPERTY OF THE PROPERTY									
			coar	se phase limit when but 2 kHz, 4 kHz ar	the selected input of	clock is of 2 kHz e phase limit de	z, 4 kHz or 8 pends on th	kHz. When the WIDE_EN	he selected input clo	ock is of other freque S_COARSE_LIMT[3:	en-		
4	MULTI_PH_8	BK_4K_2K_EN				0	don't-care	±1 UI					
				2 kHz, 4 kHz or 8	kHz	1	1	set by the	±1 UI PH_LOS_COARSE (b3~0, 5AH).	_LIMT[3:0] bits			
				other than 2 kHz kHz and 8 kHz	. non	t-care	0 1	set by the	±1 UI PH_LOS_COARSE (b3~0, 5AH).	_LIMT[3:0] bits			
3 - 0	PH_LOS_COA	\RSE_LIMT[3:0]	MUL 0000 0001 0010 0011 0100 0111 1000 1001	TI_PH_8K_4K_2K_ ): ±1 UI.  : ±3 UI. ): ±7 UI. : ±15 UI.	EN bit (b4, 5AH).	The limit is	used only	in some c	ases. Refer to th	e description of the	he		

## PHASE\_LOSS\_FINE\_LIMIT\_CNFG - Phase Loss Fine Detector Limit Configuration \*

Address: 5BH Type: Read / Wri Default Value: 10										
7	6	5	4	3	2	1	0			
FINE_PH_LO	S_ FAST_LOS_SW	·		·	PH_LOS_FINE _LIMT2	PH_LOS_FINE _LIMT1	PH_LOS_FINE _LIMT0			
Bit	Name			D	escription					
7	FINE_PH_LOS_LIMT_EN		nis bit controls whether the occurrence of the fine phase loss will result in the T0/T4 DPLL unlocked.  Disabled.							
6	FAST_LOS_SW	The value in this bit can be switched only when it is available for T0 path; this bit is always '1' when it is path.  This bit controls whether the occurrence of the fast loss will result in the T0/T4 DPLL unlocked.  0: Does not result in the T0 DPLL unlocked. T0 DPLL will enter Temp-Holdover mode automatically. (controls in the T0/T4 DPLL unlocked. For T0 path, T0 DPLL will enter Lost-Phase mode if the T0 mode is switched automatically.								
5 - 3	-	Reserved.								
2-0	PH_LOS_FINE_LIMT[2:0]	These bits set a fi 000: 0. 001: ± (45 ° ~ 90 010: ± (90 ° ~ 18i 011: ± (180 ° ~ 36i 100: ± (20 ns ~ 20i 101: ± (60 ns ~ 60i 110: ± (120 ns ~ 60i 111: ± (950 ns ~ 60i 111: ± (950 ns ~ 60i	°). 0°). (default) 60°). 5 ns). 5 ns). 125 ns).							

## T0\_HOLDOVER\_MODE\_CNFG - T0 DPLL Holdover Mode Configuration

Address: 5CH Type: Read / W Default Value: 0									
7	6	5	4		3	2	1	0	
MAN_HOLD ER	OV AUTO_AVG FA	ST_AVG	READ_		_HOLDO MODE1	TEMP_HOLD VER_MODE		·	
Bit	Name			Description					
7	MAN_HOLDOVER	Refer to the	description	of the FAST_AV	6 bit (b5, 5	5CH).			
6	AUTO_AVG	Refer to the	description	of the FAST_AV	6 bit (b5, 5	5CH).			
		quency offse	This bit, together with the AUTO_AVG bit (b6, 5CH) and the MAN_HOLDOVER bit (puency offset acquiring method in T0 DPLL Holdover Mode.				HOLDOVER bit (b7, t	5CH), determines a fre-	
	5 FAST_AVG	MAN_HC	LDOVER	AUTO_AVG		FAST_AVG	Frequency Offset A	Acquiring Method	
5				0		don't-care	Automatic Ins	stantaneous	
			0	1		0	Automatic Slow A	veraged (default)	
				'		1	Automatic Fa	st Averaged	
			1		don't-care		Man	ual	
4	READ_AVG	(5FH ~ 5DH 0: The value (default) 1: The value is Automatic F	). e read from e read from acquired b ast Average	the T0_HOLDO the T0_HOLDOV y Automatic Slow ed method if the F	VER_FRECE ER_FRECE Averaged AST_AVG	EQ[23:0] bits (5FH and a graph of the FA graph of the FA graph of the FA graph of the FA graph of the factorial bit (b5, 5CH) is '	I ~ 5DH) is equal to the standard of the stand	OVER_FREQ[23:0] bits the one written to them. the one written to them. is '0'; or is acquired by	
3 - 2	TEMP_HOLDOVER_MODE[1:0]	00: The met 01: Automat 10: Automat 11: Automat	hod is the s ic Instantan ic Fast Ave	ame as that used eous. (default) raged.		g method in T0 DF LL Holdover mode	PLL Temp-Holdover Mo e.	ode.	
1 - 0	-	Reserved.							

## T0\_HOLDOVER\_FREQ[7:0]\_CNFG - T0 DPLL Holdover Frequency Configuration 1

Address: 5DH Type: Read / Write Default Value: 00000000											
7 6 5 4 3 2 1 0											
T0_HOLDOVE _FREQ7	T0_HOLDOVER T0_HOLDOVER T0_FREQ7FREQ6		T0_HOLDOVE R_FREQ4	T0_HOLDOVE R_FREQ3	T0_HOLDOVE R_FREQ2	T0_HOLDOVE R_FREQ1	T0_HOLDOVE R_FREQ0				
Bit	Name		Description								
7 - 0	T0_HOLDOVER_FREQ	7:0] Refer to the de	Refer to the description of the T0_HOLDOVER_FREQ[23:16] bits (b7~0, 5FH).								

## T0\_HOLDOVER\_FREQ[15:8]\_CNFG - T0 DPLL Holdover Frequency Configuration 2

Address: 5EH Type: Read / Wri Default Value: 00										
7	6	5	4	3	2	1	0			
T0_HOLDOVE _FREQ15	T0_HOLDOVER _FREQ14	T0_HOLDOVER _FREQ13	T0_HOLDOVE R_FREQ12	T0_HOLDOVE R_FREQ11	T0_HOLDOVE R_FREQ10	T0_HOLDOVE R_FREQ9	T0_HOLDOVE R_FREQ8			
Bit	Name		Description							
7 - 0	T0_HOLDOVER_FREC	[15:8] Refer to the	efer to the description of the T0_HOLDOVER_FREQ[23:16] bits (b7~0, 5FH).							

# T0\_HOLDOVER\_FREQ[23:16]\_CNFG - T0 DPLL Holdover Frequency Configuration 3

Address: 5FH Type: Read / Wri Default Value: 00								
7	6		5	4	3	2	1	0
T0_HOLDOVE _FREQ23	T0_HOLDOVER T0_HOLDOVER T0_H			T0_HOLDOVE R_FREQ20	T0_HOLDOVE R_FREQ19	T0_HOLDOVE R_FREQ18	T0_HOLDOVE R_FREQ17	T0_HOLDOVE R_FREQ16
Bit	Name				D	escription		
7 - 0	T0_HOLDOVER_FREQ	[23:16]	The T0_HOLDOVER_FREQ[23:0] bits represent a 2's complement signed integer.  In T0 DPLL Holdover mode, the value written to these bits multiplied by 0.000011 is the frequency ally; the value read from these bits multiplied by 0.000011 is the frequency offset automatically saged or manually set, as determined by the READ_AVG bit (b4, 5CH) and the FAST_AVG bit (b5,					

98

# T4\_DPLL\_APLL\_PATH\_CNFG - T4 DPLL & APLL Path Configuration

Address: 60H Type: Read / W Default Value: 0									
7	6	5	4	3	2	1	0		
T4_APLL_P/	ATH T4_APLL_PA TH2	T4_APLL_PA TH1	T4_APLL_PA TH0	T4_GSM_GPS_16 E1_16T1_SEL1	T4_GSM_GPS_16 E1_16T1_SEL0	T4_12E1_24T1_ E3_T3_SEL1	T4_12E1_24T1_ E3_T3_SEL0		
Bit	Name		Description						
7 - 4	T4_APLL_PAT	C TH[3:0] C C C C	These bits select an input to the T4 APLL.  0000: The output of T0 DPLL 77.76 MHz path.  0001: The output of T0 DPLL 12E1/24T1/E3/T3 path.  0010: The output of T0 DPLL 16E1/16T1 path.  0011: The output of T0 DPLL ETH/OBSAI/16E1/16T1 path.  0100: The output of T4 DPLL 77.76 MHz path. (default)  0101: The output of T4 DPLL 12E1/24T1/E3/T3 path.  0110: The output of T4 DPLL 16E1/16T1 path.  0111: The output of T4 DPLL GSM/GPS/16E1/16T1 path.  1XXX: Reserved.						
3 - 2	T4_GSM_GPS_16E1_	0 ( ) ( 16T1_SEL[1:0] 1 ( )	00: 16E1. 01: 16T1. 10: GSM. 11: GPS.	n output clock from the			SONET/ <del>SDH</del> pin during		
1 - 0	T4_12E1_24T1_E3_	_T3_SEL[1:0]	00: 12E1. 01: 24T1. 10: E3. 11: T3.	n output clock from the		·	T/SDH pin during reset.		

99

#### T4\_DPLL\_LOCKED\_BW\_DAMPING\_CNFG - T4 DPLL Locked Bandwidth & Damping Factor Configuration

Address: 61H Type: Read / Wri Default Value: 01							
7	6	5	4	3	2	1	0
T4_DPLL_LOC ED_DAMPING				-	-	T4_DPLL_LOC KED_BW1	T4_DPLL_LOC KED_BW0
Bit	Name				Description		
7 - 5	T4_DPLL_LOCKED_DA	AMPING[2:0]	These bits set the locked d 000: Reserved. 001: 1.2. 010: 2.5. 011: 5. (default) 100: 10. 101: 20. 110, 111: Reserved.	amping factor for T	4 DPLL.		
4 - 2	-		Reserved.				
1 - 0	T4_DPLL_LOCKED	_BW[1:0]	These bits set the locked b 00: 18 Hz. (default) 01: 35 Hz. 10: 70 Hz. 11: 560 Hz.	andwidth for T4 DP	LL.		

## CURRENT\_DPLL\_FREQ[7:0]\_STS - DPLL Current Frequency Status 1 \*

Address: 62H Type: Read Default Value: 00	000000								
7	6	5		4	3	2	1	0	
CURRENT_D LL_FREQ7	CURRENT_DP CURRENT_DP CURRE LL_FREQ7 LL_FREQ6 LL_F			CURRENT_DP LL_FREQ4	CURRENT_DP LL_FREQ3	CURRENT_DP LL_FREQ2	CURRENT_DP LL_FREQ1	CURRENT_DP LL_FREQ0	
Bit	Name		Description						
7 - 0	CURRENT_DPLL_FR	EQ[7:0]	Refer to the description of the CURRENT_DPLL_FREQ[23:16] bits (b7~0, 64H).						

#### CURRENT\_DPLL\_FREQ[15:8]\_STS - DPLL Current Frequency Status 2 \*

Address: 63H Type: Read Default Value: 00	000000								
7	6		5	4	3	2	1	0	
CURRENT_D LL_FREQ15			ENT_DP REQ13	CURRENT_DP LL_FREQ12	CURRENT_DP LL_FREQ11	CURRENT_DP LL_FREQ10	CURRENT_DP LL_FREQ9	CURRENT_DP LL_FREQ8	
Bit	Name		Description						
7 - 0	CURRENT_DPLL_FRE	Q[15:8]	Refer to the description of the CURRENT_DPLL_FREQ[23:16] bits (b7~0, 64H).						

## CURRENT\_DPLL\_FREQ[23:16]\_STS - DPLL Current Frequency Status 3 \*

Address: 64H Type: Read Default Value: 0	00000	000								
7		6		5	4	3	2	1	0	
CURRENT_ LL_FREQ2		CURRENT_DP LL_FREQ22		RENT_DP FREQ21	CURRENT_DP LL_FREQ20	CURRENT_DP LL_FREQ19	CURRENT_DP LL_FREQ18	CURRENT_DP LL_FREQ17	CURRENT_DP LL_FREQ16	
Bit	Name				Description					
7 - 0	7 - 0 CURRENT_DPLL_FREQ[23:16] The CURRENT_DPLL_FREQ[23:0] bits represent a 2's complement signed integer. If the value in these bits is mu tiplied by 0.000011, the current frequency offset of the T0/T4 DPLL output in ppm with respect to the master clock will be gotten.									

#### DPLL\_FREQ\_SOFT\_LIMIT\_CNFG - DPLL Soft Limit Configuration

Address: 65H Type: Read / V Default Value:		100							
7		6		5	4	3	2	1	0
FREQ_LIM H_LOS	_	DPLL_FREQ_S OFT_LIMT6		LL_FREQ_S FT_LIMT5	DPLL_FREQ_S OFT_LIMT4	DPLL_FREQ_S OFT_LIMT3	DPLL_FREQ_S OFT_LIMT2	DPLL_FREQ_S OFT_LIMT1	DPLL_FREQ_S OFT_LIMT0
Bit		Name				De	escription		
7	This bit determines whether the T0/T4 DPLL in hard alarm status will result in it unlocked.  0: Disabled. 1: Enabled. (default)								
6 - 0	DPLL	_FREQ_SOFT_LIMT	[6:0]	ppm will be go	•	·	s multiplied by 0.724	, the DPLL soft limit	for T0 and T4 paths in

#### DPLL\_FREQ\_HARD\_LIMIT[7:0]\_CNFG - DPLL Hard Limit Configuration 1

Address: 66H Type: Read / Writ	to								
Default Value: 10									
7	6	5	4	3	2	1	0		
	DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H DPLL_FREQ_H ARD_LIMT6 ARD_LIMT5 ARD_LIMT4 ARD_LIMT3 ARD_LIMT2 ARD_LIMT1 ARD_LIMT0								
Bit Name Description									
7 - 0 DPLL_FREQ_HARD_LIMT[7:0] Refer to the description of the DPLL_FREQ_HARD_LIMT[15:8] bits (b7~0, 67H).									

#### DPLL\_FREQ\_HARD\_LIMIT[15:8]\_CNFG - DPLL Hard Limit Configuration 2

Address: 67H Type: Read / Wri Default Value: 00							
7	6	5	4	3	2	1	0
DPLL_FREQ_ ARD_LIMT18		DPLL_FREQ_H ARD_LIMT13	DPLL_FREQ_H ARD_LIMT12	DPLL_FREQ_H ARD_LIMT11	DPLL_FREQ_H ARD_LIMT10	DPLL_FREQ_H ARD_LIMT9	DPLL_FREQ_H ARD_LIMT8
Bit	Name Description						
7 - 0	The DPLL_FREQ_HARD_LIMT[15:0] bits represent an unsigned integer. If the value is multiplied by 0.0014, the DPLL_FREQ_HARD_LIMT[15:8] DPLL hard limit for T0 and T4 paths in ppm will be gotten.  The DPLL hard limit is symmetrical about zero.						

#### CURRENT\_DPLL\_PHASE[7:0]\_STS - DPLL Current Phase Status 1 \*

Address: 68H Type: Read Default Value: 00	000000									
7	6	5	4	3	2	1	0			
CURRENT_PI _DATA7	H CURRENT_PH _DATA6	CURRENT_PH _DATA5	CURRENT_PH _DATA4	CURRENT_PH _DATA3	CURRENT_PH _DATA2	CURRENT_PH _DATA1	CURRENT_PH _DATA0			
Bit	Name		Description							
7 - 0	CURRENT_PH_DATA[	7:0] Refer to the d	tefer to the description of the CURRENT_PH_DATA[15:8] bits (b7~0, 69H).							

## CURRENT\_DPLL\_PHASE[15:8]\_STS - DPLL Current Phase Status 2 \*

Address: 69H Type: Read Default Value: 00	000000								
7	6	5	4	3	2	1	0		
CURRENT_P _DATA15	H CURRENT_PH _DATA14	CURRENT_PH _DATA13	CURRENT_PH _DATA12	CURRENT_PH _DATA11	CURRENT_PH _DATA10	CURRENT_PH _DATA9	CURRENT_PH _DATA8		
Bit	Name	ame Description							
7 - 0	CURRENT_PH_DATA[15:8] The CURRENT_PH_DATA[15:0] bits represent a 2's complement signed integer. If the value is multiplied by 0.61, the averaged phase error of the T0/T4 DPLL feedback with respect to the selected input clock in ns will be gotten.								

## T0\_T4\_APLL\_BW\_CNFG - T0 / T4 APLL Bandwidth Configuration

Address: 6AH Type: Read / W Default Value: X							
7	6	5	4	3	2	1	0
		T0_APLL_BW1	T0_APLL_BW0	-	·	T4_APLL_BW1	T4_APLL_BW0
Bit	Name			Des	scription		
7 - 6	-	Reserved.					
5 - 4	T0_APLL_BW[1:0]	These bits set the band 00: 100 kHz. 01: 500 kHz. (default) 10: 1 MHz. 11: 2 MHz.	dwidth for TO APLL.				
3 - 2	-	Reserved.					
1 - 0	T4_APLL_BW[1:0]	These bits set the band 00: 100 kHz. 01: 500 kHz. (default) 10: 1 MHz. 11: 2 MHz.	dwidth for T4 APLL.				

#### 6.2.8 OUTPUT CONFIGURATION REGISTERS

## OUT2\_FREQ\_CNFG - Output Clock 2 Frequency Configuration

Address: 6DH Type: Read / Writ Default Value: 00									
7	6	5	4	3	2	1	0		
OUT2_PATH_ EL3	S OUT2_PATH_S EL2	OUT2_PATH_S OUT2_PATH_S OUT2_DIVIDER OUT2_DIVIDER OUT2_DIVIDER OUT2_DIVIDER OUT2_DIVIDER 0							
Bit	Name	Description							
7 - 4	OUT2_PATH_SEL[3:0]	0100: The output 0101: The output 0110: The output 0111: The output 0111: The output 01000 ~ 1011: The 1100: The output 01101: The output 01101: The output 01110: The output 01101: The output 01110: The output 01101: The output	output of TO APLL. of TO DPLL 77.76 M of TO DPLL 12E1/24 of TO DPLL 16E1/16 of TO DPLL ETH/OB output of T4 APLL. of T4 DPLL 77.76 M of T4 DPLL 12E1/24 of T4 DPLL 16E1/16	Hz path. IT1/E3/T3 path. IT1 path. SAI/16E1/16T1 path Hz path. IT1/E3/T3 path.	ı				
3 - 0	OUT2_DIVIDER[3:0]	These bits select a division factor of the divider for OUT2. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT2_PATH_SEL[3:0] bits (b7~4, 6DH)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 25 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 27 for the division factor selection.							

## OUT1\_FREQ\_CNFG - Output Clock 1 Frequency Configuration

Address:71H Type: Read / Wri Default Value: 00										
7	6	5	4	3	2	1	0			
OUT1_PATH_ EL3	S OUT1_PATH_S EL2	OUT1_PATH_S EL1								
Bit	Name		Description							
7 - 4	OUT1_PATH_SEL[3:0]	0100: The output of 0101: The output of 0110: The output of 0111: The output of 1000 ~ 1011: The cutput of 1100: The output of 1101: The output of 1110: The output of 1111: The output of 1111: The output of 1111: The output of	output of TO APLL. (of TO DPLL 77.76 MH of TO DPLL 12E1/24T of TO DPLL 16E1/16T of TO DPLL ETH/OBS output of T4 APLL. of T4 DPLL 77.76 MH of T4 DPLL 12E1/24T of T4 DPLL 16E1/16T of T4 DPLL GSM/GPS	Iz path. 1/E3/T3 path. 1 path. AI/16E1/16T1 path. Iz path. 1/E3/T3 path. 1 path. S/16E1/16T1 path.						
3 - 0	OUT1_DIVIDER[3:0]	The output frequen (selected by the O please refer to Table	11: The output of T4 DPLL GSM/GPS/16E1/16T1 path.  The output of T4 DPLL GSM/GPS/16E1/16T1 path.  The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output elected by the OUT1_PATH_SEL[3:0] bits (b7~4, 71H)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 25 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to table 26~Table 27 for the division factor selection.							

# OUT1\_INV\_CNFG - Output Clock 1 Invert Configuration

Address:72H Type: Read / Wi Default Value: X								
7	6	5	4		3	2	1	0
-	-	-	-		-	-	OUT1_INV	-
Bit	Name				Des	scription		
7 - 2	-	Reserved.						
1	OUT1_INV	This bit determines 0: Not inverted. (de 1: Inverted.		tput on OUT1	is inverted.			
0	-	Reserved.						

# OUT2\_INV\_CNFG - Output Clock 2 Invert Configuration

Address:73H Type: Read / Wr Default Value: X							
7	6	5	4	3	2	1	0
	-		-	-	OUT2_INV	-	
Bit	Name	<u> </u>		Descr	intion		
7 - 3	-	Reserved.		Desci	iption		
2	OUT2_INV	This bit determines whe 0: Not inverted. (default 1: Inverted.		OUT2 is inverted.			
1 - 0	-	Reserved.					

## FR\_MFR\_SYNC\_CNFG - Frame Sync & Multiframe Sync Output Configuration

Address:74H Type: Read / Wri Default Value: 01									
7	6	5	4	3	2	1	0		
IN_2K_4K_8K NV	N_2K_4K_8K_I NV         8K_EN         2K_EN         2K_8K_PUL_P OSITION         8K_INV         8K_PUL         2K_INV								
Bit	Name		Description						
7	IN_2K_4K_8K_INV	This bit determine kHz or 8 kHz. 0: Not inverted. (column 1: Inverted.	·	lock is inverted be	fore locked by the To	)/T4 DPLL when the	e input clock is 2 kHz, 4		
6	8K_EN	0: Disabled. FRS 1: Enabled. (defa	nis bit determines whether an 8 kHz signal is enabled to be output on FRSYNC_8K. Disabled. FRSYNC_8K outputs low. Enabled. (default)						
5	2K_EN		es whether a 2 kHz sig SYNC_2K outputs lov ult)		oe output on MFRSY	NC_2K.			
4	2K_8K_PUL_POSITION	and the 2K_PUL mines the pulse p 0: Pulsed on the 1: Pulsed on the	bit (b0, 74H) is '1' or woosition referring to the falling edge of the starrising edge of the stan	when the 8K_PUL to e standard 50:50 do ndard 50:50 duty co dard 50:50 duty cy	bit (b2, 74H) and the uty cycle. ycle position. (defaul /cle position.	2K_PUL bit (b0, 74	e 8K_PUL bit (b2, 74H) H) are both '1'. It deter-		
3	8K_INV	This bit determine 0: Not inverted. (d. 1: Inverted.	es whether the output default)	on FRSYNC_8K is	s inverted.				
2	8K_PUL	0: 50:50 duty cyc	This bit determines whether the output on FRSYNC_8K is 50:50 duty cycle or pulsed.  D: 50:50 duty cycle. (default)  1: Pulsed. The pulse width is defined by the period of the output on OUT2.						
1	2K_INV	This bit determine 0: Not inverted. (a. 1: Inverted.	es whether the output default)	on MFRSYNC_2K	is inverted.				
0	2K_PUL	0: 50:50 duty cyc	es whether the output le. (default) ulse width is defined by		, ,	or pulsed.			

#### 6.2.9 PBO & PHASE OFFSET CONTROL REGISTERS

## PHASE\_MON\_PBO\_CNFG - Phase Transient Monitor & PBO Configuration

Address:78H Type: Read / Write Default Value: 0X000110											
7	6	5	4	3	2	1	0				
IN_NOISE_W DOW	IN _	PH_MON_EN	PH_MON_PBO _EN	PH_TR_MON_L IMT3	PH_TR_MON_L IMT2	PH_TR_MON_L IMT1	PH_TR_MON_L IMT0				
Bit	Name	Description									
7	IN_NOISE_WINDOW	This bit determines whether the input clock whose edge respect to the reference clock is outside ±5% is enabled to be selected for T0/T4 DPLL.  0: Disabled. (default)  1: Enabled.									
6	-	Reserved.									
5	PH_MON_EN	This bit is valid only when the PH_MON_PBO_EN bit (b4, 78H) is '1'. It determines whether the Phase Transient Monitor is enabled to monitor the phase-time changes on the T0 selected input clock.  0: Disabled. (default)  1: Enabled.									
4	PH_MON_PBO_EN	This bit determines whether a PBO event is triggered when the phase-time changes on the T0 selected input clock are greater than a programmable limit over an interval of less than 0.1 seconds with the PH_MON_EN bit being '1'. The limit is programmed by the PH_TR_MON_LIMT[3:0] bits (b3~0, 78H).  0: Disabled. (default)  1: Enabled.									
3 - 0	PH_TR_MON_LIMT[3:0]	These bits represent an unsigned integer. The Phase Transient Monitor limit in ns can be calculated as follows:  Limit (ns) = (PH_TR_MON_LIMT[3:0] + 7) X 156.									

## PHASE\_OFFSET[7:0]\_CNFG - Phase Offset Configuration 1

Address:7AH Type: Read / Write Default Value: 00000000											
7	6	5	4	3	2	1	0				
PH_OFFSET	7 PH_OFFSET6	PH_OFFSET5	PH_OFFSET4	PH_OFFSET3	PH_OFFSET2	PH_OFFSET1	PH_OFFSET0				
Bit	Name	Description									
7 - 0	PH_OFFSET[7:0]	Refer to the description of the PH_OFFSET[9:8] bits (b1~0, 7BH).									

# PHASE\_OFFSET[9:8]\_CNFG - Phase Offset Configuration 2

Address:7BH Type: Read / Wri Default Value: 0)								
7	6	5	4	3	2	1	0	
PH_OFFSET_ N	<u>.</u>			PH_OFFSET9	PH_OFFSET8			
Bit	Name			Descri	iption			
7	PH_OFFSET_EN	This bit determines who 0: Disabled. (default) 1: Enabled.	ether the input-to-ou	tput phase offset is e	enabled.			
6 - 2	-	Reserved.	leserved.					
1 - 0	PH_OFFSET[9:8]	These bits represent a to adjust will be gotten.		ned integer. If the va	alue is multiplied by	0.61, the input-to-out	put phase offset in ns	

#### 6.2.10 SYNCHRONIZATION CONFIGURATION REGISTERS

# SYNC\_MONITOR\_CNFG - Sync Monitor Configuration

Address:7CH Type: Read / Wri Default Value: 00								
7	6	5	4	3	2	1	0	
SYNC_BYPA	SS SYNC_MON_LIM	T2 SYNC_MON_LIMT1	SYNC_MON_LIMT0	-		-		
Bit	Name		Description					
7	SYNC_BYPASS	0: EX_SYNC1 is selected. ( 1: When the T0 selected inp is IN2_CMOS or IN2_DIFF	his bit selects one frame sync input signal to synchronize the frame sync output signals.  EX_SYNC1 is selected. (default)  When the T0 selected input clock is IN1_CMOS or IN1_DIFF, EX_SYNC1 is selected; when the T0 selected input clock IN2_CMOS or IN2_DIFF, EX_SYNC2 is selected; when the T0 selected input clock is IN3_CMOS, EX_SYNC3 is elected; when there is no T0 selected input clock, no frame sync input signal is selected.					
6 - 4	SYNC_MON_LIMT[2:0]	These bits set the limit for the 1000: ±1 UI. 0001: ±2 UI. 010: ±3 UI. (default) 011: ±4 UI. 100: ±5 UI. 101: ±6 UI. 110: ±7 UI. 111: ±8 UI.	ne external sync alarm.					
3 - 0	-	These bits must be set to '1	011'.					

# SYNC\_PHASE\_CNFG - Sync Phase Configuration

Address:7DH Type: Read / W Default Value: 2									
7	6	5	4	3	2	1	0		
-	·	SYNC_PH31	SYNC_PH30	SYNC_PH21	SYNC_PH20	SYNC_PH11	SYNC_PH10		
Bit	Name		Description						
7 - 6	-	Reserved.							
5 - 4	SYNC_PH3[1:0]		01: 0.5 UI early. 10: 1 UI late.						
3 - 2	SYNC_PH2[1:0]	These bits set the sam nally, the falling edge of 00: On target. (default) 01: 0.5 UI early. 10: 1 UI late. 11: 0.5 UI late.	of EX_SYNC2 is align		•	•	c output signal. Nomi-		
1 - 0	SYNC_PH1[1:0]	These bits set the sam nally, the falling edge of 00: On target. (default) 01: 0.5 UI early. 10: 1 UI late. 11: 0.5 UI late.	of EX_SYNC1 is align		•	•	c output signal. Nomi-		

#### 7 THERMAL MANAGEMENT

The device operates over the industry temperature range -40°C ~ +85°C. To ensure the functionality and reliability of the device, the maximum junction temperature  $T_{jmax}$  should not exceed 125°C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature  $T_j$  does not exceed the  $T_{jmax}$ .

#### 7.1 JUNCTION TEMPERATURE

Junction temperature  $T_j$  is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

Equation 1: 
$$T_i = T_A + P X \theta_{JA}$$

Where:

 $\theta_{
m JA}$  = Junction-to-Ambient Thermal Resistance of the Package

 $T_i$  = Junction Temperature

T<sub>A</sub> = Ambient Temperature

P = Device Power Consumption

In order to calculate junction temperature, an appropriate  $\theta_{JA}$  must be used. The  $\theta_{JA}$  is shown in Table 37:

Power consumption is the core power excluding the power dissipated in the loads. Table 36 provides power consumption in special environments.

**Table 36: Power Consumption and Maximum Junction Temperature** 

Package	Power Consumption (W)	Operating Voltage (V)	T <sub>A</sub> (°C)	Maximum Junction Temperature (°C)
TQFP/PP64	1.57	3.6	85	125
TQFP/DK64	1.57	3.6	85	125

# 7.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION

Assume:

 $T_A = 85^{\circ}C$ 

 $\theta_{JA}$  = 18.8°C/W (TQFP/DK64 Soldered & when airfow rate is 0 m/s)

P = 1.57W

**Table 37: Thermal Data** 

Package	Pin Count	Thermal Pad	θις (°C/W)	θ <sub>JC</sub> (°C/W) θ <sub>JB</sub> (°C/W) 0	θ <sub>JA</sub> (°C/W) Air Flow in m/s					
1 dekage	i iii oodiit	meman aa	°JC ( •/···/		1	2	3	4	5	
TQFP/PP64	64	No	12.3	35.1	43.1	40	38.1	37.3	36.5	36.1
TQFP/DK64	64	Yes/Exposed	11.9	24.9	32.6	29.7	27.8	26.9	26	25.5
TQFP/DK64	64	Yes/Soldered	11.9	3.2	18.8	15.7	14.3	13.4	12.8	12.5

The junction temperature T<sub>i</sub> can be calculated as follows:

$$T_i = T_A + P X \theta_{JA} = 85^{\circ}C + 1.57W X 18.8^{\circ}C/W = 114.5^{\circ}C$$

The junction temperature of 114.5°C is below the maximum junction temperature of 125°C so no extra heat enhancement is required.

In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125°C and an external thermal solution such as a heatsink is required.

#### 7.3 HEATSINK EVALUATION

A heatsink is expanding the surface area of the device to which it is attached.  $\theta_{JA}$  is now a combination of device case and heat-sink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink.  $\theta_{JA}$  can be calculated as follows:

Equation 2: 
$$\theta_{JA} = \theta_{JC} + \theta_{CH} + \theta_{HA}$$

Where:

 $\theta_{JC}$  = Junction-to-Case Thermal Resistance

θ<sub>CH</sub> = Case-to-Heatsink Thermal Resistance

 $\theta_{HA}$  = Heatsink-to-Ambient Thermal Resistance

 $\theta_{\text{CH}}$ +  $\theta_{\text{HA}}$  determines which heatsink and heatsink attachment can be selected to ensure the junction temperature does not exceed the maximum junction temperature. According to Equation 1 and 2,

 $\theta_{CH}$ +  $\theta_{HA}$  can be calculated as follows:

Equation 3: 
$$\theta_{CH} + \theta_{HA} = (T_i - T_A) / P - \theta_{JC}$$

Assume:

 $T_j = 125^{\circ} C (T_{jmax})$ 

 $T_A = 85^{\circ}C$ 

P = 1.57W

 $\theta_{JC}$  = 11.9°C/W (TQFP/DK64)

 $\theta_{CH}$ +  $\theta_{HA}$  can be calculated as follows:

 $\theta_{CH}$ +  $\theta_{HA}$  = (125°C - 85°C) / 1.57W - 11.9°C/W = 13.6°C/W

That is, if a heatsink and heatsink attachment whose  $\theta_{CH}$ +  $\theta_{HA}$  is below or equal to 13.6°C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature.

# 8 ELECTRICAL SPECIFICATIONS

# 8.1 ABSOLUTE MAXIMUM RATING

**Table 38: Absolute Maximum Rating** 

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Supply Voltage VDD	-0.5	3.6	V
V <sub>IN</sub>	Input Voltage (non-supply pins)		5.5	V
V <sub>OUT</sub>	Output Voltage (non-supply pins)		5.5	V
T <sub>A</sub>	Ambient Operating Temperature Range	-40	+85	°C
T <sub>STOR</sub>	Storage Temperature	-50	+150	°C

# 8.2 RECOMMENDED OPERATION CONDITIONS

**Table 39: Recommended Operation Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Power Supply (DC voltage) VDD	3.0	3.3	3.6	V
T <sub>A</sub>	Ambient Temperature Range	-40		+85	°C
I <sub>DD</sub>	Supply Current		388	436	mA
P <sub>TOT</sub>	Total Power Dissipation		1.28	1.57	W

# 8.3 I/O SPECIFICATIONS

#### 8.3.1 CMOS INPUT / OUTPUT PORT

From Table 40 to Table 43,  $V_{DD}$  is 3.3 V.

**Table 40: CMOS Input Port Electrical Characteristics** 

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V <sub>IH</sub>	Input Voltage High	0.7V <sub>DD</sub>			V	
V <sub>IL</sub>	Input Voltage Low			0.2V <sub>DD</sub>	V	
I <sub>IN</sub>	Input Current			10	μΑ	
V <sub>IN</sub>	Input Voltage	-0.5		5.5	V	

#### Table 41: CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V <sub>IH</sub>	Input Voltage High	0.7V <sub>DD</sub>			V	
V <sub>IL</sub>	Input Voltage Low			0.2V <sub>DD</sub>	V	
P <sub>U</sub>	Pull-Up Resistor	10		80	ΚΩ	
I <sub>IN</sub>	Input Current			250	μА	
V <sub>IN</sub>	Input Voltage	-0.5		5.5	V	

# Table 42: CMOS Input Port with Internal Pull-Down Resistor Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V <sub>IH</sub>	Input Voltage High	0.7V <sub>DD</sub>			V	
V <sub>IL</sub>	Input Voltage Low			0.2V <sub>DD</sub>	V	
		10		80		other CMOS input port with internal pull-down resistor
$P_{D}$	Pull-Down Resistor	5		40	KΩ	TRST and TCK pin
		100		300		SDI, CLKE pin
				350		other CMOS input port with internal pull-down resistor
I <sub>IN</sub>	Input Current			700	μΑ	TRST and TCK pin
				40		SDI, CLKE pin
V <sub>IN</sub>	Input Voltage	-0.5		5.5	V	

#### **Table 43: CMOS Output Port Electrical Characteristics**

Application Pin	Parameter	Description	Min	Тур	Max	Unit	Test Condition
	V <sub>OH</sub>	Output Voltage High	2.4		$V_{DD}$	V	I <sub>OH</sub> = 8 mA
Output Clock	V <sub>OL</sub>	Output Voltage Low	0		0.4	V	I <sub>OL</sub> = 8 mA
Output Glock	t <sub>R</sub>	Rise time		3	4	ns	15 pF
	t <sub>F</sub>	Fall time		3	4	ns	15 pF
	V <sub>OH</sub>	Output Voltage High	2.5		$V_{DD}$	V	I <sub>OH</sub> = 4 mA
Other Output	V <sub>OL</sub>	Output Voltage Low	0		0.4	V	I <sub>OL</sub> = 4 mA
Other Output	t <sub>R</sub>	Rise Time			10	ns	50 pF
	t <sub>F</sub>	Fall Time			10	ns	50 pF

Electrical Specifications 114 March 3, 2009

#### 8.3.2 PECL / LVDS INPUT / OUTPUT PORT

#### 8.3.2.1 PECL Input / Output Port




Figure 18. Recommended PECL Input Port Line Termination




Figure 19. Recommended PECL Output Port Line Termination

Table 44: PECL Input / Output Port Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
$V_{IL}$	Input Low Voltage, Differential Inputs <sup>1</sup>	V <sub>DD</sub> - 2.5		V <sub>DD</sub> - 0.5	V	
V <sub>IH</sub>	Input High Voltage, Differential Inputs <sup>1</sup>	V <sub>DD</sub> - 2.4		V <sub>DD</sub> - 0.4	V	
$V_{ID}$	Input Differential Voltage	0.1		1.4	V	
$V_{IL\_S}$	Input Low Voltage, Single-ended Input <sup>2</sup>	V <sub>DD</sub> - 2.4		V <sub>DD</sub> - 1.5	V	
$V_{IH\_S}$	Input High Voltage, Single-ended Input <sup>2</sup>	V <sub>DD</sub> - 1.3		V <sub>DD</sub> - 0.5	V	
I <sub>IH</sub>	Input High Current, Input Differential Voltage V <sub>ID</sub> = 1.4 V	-10		10	μΑ	
I <sub>IL</sub>	Input Low Current, Input Differential Voltage V <sub>ID</sub> = 1.4 V	-10		10	μΑ	
$V_{OL}$	Output Voltage Low <sup>3</sup>	V <sub>DD</sub> - 2.1		V <sub>DD</sub> - 1.62	V	
V <sub>OH</sub>	Output Voltage High <sup>3</sup>	V <sub>DD</sub> - 1.25		V <sub>DD</sub> - 0.88	V	
$V_{OD}$	Output Differential Voltage <sup>3</sup>	580		900	mV	
t <sub>RISE</sub>	Output Rise time (20% to 80%)	200		300	pS	
t <sub>FALL</sub>	Output Fall time (20% to 80%)	200		300	pS	
t <sub>SKEW</sub>	Output Differential Skew			50	pS	


#### Note:

<sup>1.</sup> Assuming a differential input voltage of at least 100 mV.

**<sup>2.</sup>** Unused differential input terminated to V<sub>DD</sub>-1.4 V.

<sup>3.</sup> With 50  $\Omega$  load on each pin to V<sub>DD</sub>-2 V, i.e. 82 to GND and 130 to V<sub>DD</sub>.

#### 8.3.2.2 LVDS Input / Output Port






Figure 21. Recommended LVDS Output Port Line Termination

Figure 20. Recommended LVDS Input Port Line Termination

Table 45: LVDS Input / Output Port Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V <sub>CM</sub>	Input Common-mode Voltage Range	0	1200	2400	mV	
V <sub>DIFF</sub>	Input Peak Differential Voltage	100		900	mV	
V <sub>IDTH</sub>	Input Differential Threshold	-100		100	mV	
R <sub>TERM</sub>	External Differential Termination Impedance	95	100	105	Ω	
V <sub>OH</sub>	Output Voltage High	1350		1475	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
V <sub>OL</sub>	Output Voltage Low	925		1100	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
V <sub>OD</sub>	Differential Output Voltage	250		400	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
V <sub>OS</sub>	Output Offset Voltage	1125		1275	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
R <sub>O</sub>	Differential Output Impedance	80	100	120	Ω	V <sub>CM</sub> = 1.0 V or 1.4 V
$\Delta R_{O}$	R <sub>O</sub> Mismatch between A and B			20	%	V <sub>CM</sub> = 1.0 V or 1.4 V
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Logic 0 and Logic 1			25	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Logic 0 and Logic 1			25	mV	$R_{LOAD}$ = 100 $\Omega$ ± 1%
I <sub>SA</sub> , I <sub>SB</sub>	Output Current			24	mA	Driver shorted to GND
I <sub>SAB</sub>	Output Current			12	mA	Driver shorted together
t <sub>RISE</sub>	Output Rise time (20% to 80%)	200		300	pS	$R_{LOAD} = 100 \Omega \pm 1\%$
t <sub>FALL</sub>	Output Fall time (20% to 80%)	200		300	pS	$R_{LOAD}$ = 100 $\Omega$ ± 1%
t <sub>SKEW</sub>	Output Differential Skew			50	pS	$R_{LOAD}$ = 100 $\Omega$ ± 1%

# 8.4 JITTER & WANDER PERFORMANCE

**Table 46: Output Clock Jitter Generation** 

Test Definition <sup>1</sup>	Peak to Peak Typ	RMS Typ	Note	Test Filter
05.441 % 74.4811	<1 ns	16 ps	See Table 47: Output Clock Phase Noise for details	1.875 MHz - 20 MHz
25 MHz with T4 APLL	<1 ns	22 ps	See Table 47: Output Clock Phase Noise for details	12 kHz - 20 MHz
405 MIL 311 T4 ADLI	<1 ns	4.3 ps	See Table 47: Output Clock Phase Noise for details	1.875 MHz - 20 MHz
125 MHz with T4 APLL	<1 ns	15 ps	See Table 47: Output Clock Phase Noise for details	12 kHz - 20 MHz
AFC OF MILE WHILE TA A DILL	<1 ns	6.9 ps	See Table 47: Output Clock Phase Noise for details	1.875 MHz - 20 MHz
156.25 MHz with T4 APLL	<1 ns	25 ps	See Table 47: Output Clock Phase Noise for details	12 kHz - 20 MHz
N x 2.048 MHz without APLL	<2 ns	<200 ps		20 Hz - 100 kHz
N x 2.048 MHz with T0/T4 APLL	<1 ns	<100 ps	See Table 47: Output Clock Phase Noise for details	20 Hz - 100 kHz
N x 1.544 MHz without APLL	<2 ns	<200 ps		10 Hz - 40 kHz
N x 1.544 MHz with T0/T4 APLL	<1 ns	<100 ps	See Table 47: Output Clock Phase Noise for details	10 Hz - 40 kHz
44.736 MHz without APLL	<1 ns	<100 ps	See Table 47: Output Clock Phase Noise for details	100 Hz - 800 kHz
44.736 MHz with T0/T4 APLL	<2 ns	<200 ps		100 Hz - 800 kHz
34.368 MHz without APLL	<1 ns	<100 ps	See Table 47: Output Clock Phase Noise for details	10 Hz - 400 kHz
34.368 MHz with T0/T4 APLL	<2 ns	<200 ps		10 Hz - 400 kHz
62.5 MHz with T4 APLL	<1 ns	4.6 ps	See Table 47: Output Clock Phase Noise for details	1.875 MHz - 20 MHz
00.2	0.004 UI p-p	0.001 UI RMS	GR-253, G.813 Option 2 limit 0.1 UI p-p (1 UI-6430 ps)	12 kHz - 1.3 MHz
OC-3 (Chip T0 DPLL + T0/T4 APLL) 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz output	0.004 UI p-p	0.001 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-6430 ps)	500 Hz - 1.3 MHz
	0.001 UI p-p	0.001 UI RMS	G.813 Option 1 limit 0.1 UI p-p (1 UI-6430 ps)	65 kHz - 1.3 MHz
OC-12	0.018 UI p-p	0.007 UI RMS	GR-253, G.813 Option 2 limit 0.1 UI p-p (1 UI-1608 ps)	12 kHz - 5 MHz
(Chip T0 DPLL + T0/T4 APLL) 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz output + Intel GD16523	0.028 UI p-p	0.009 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-1608 ps)	1 kHz - 5 MHz
+ Optical transceiver)	0.002 UI p-p	0.001 UI RMS	G.813 Option 1, G.812 limit 0.1 UI p-p (1 UI-160 8ps)	250 kHz - 5 MHz
STM-16 (Chip T0 DPLL + T0/T4 APLL) 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52	0.162 UI p-p	0.03 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-402 ps)	5 kHz - 20 MHz
MHz, 311.04 MHz, 622.08 MHz output + Intel GD16523 + Optical transceiver)	0.01 UI p-p	0.009 UI RMS	G.813 Option 1, G.812 limit 0.1 UI p-p (1 UI-402 ps)	1 MHz - 20 MHz

CMAC E2747 TCXO is used.

**Table 47: Output Clock Phase Noise** 

Output Clock <sup>1</sup>	@100Hz Offset Typ	@1kHz Offset Typ	@10kHz Offset Typ	@100kHz Offset Typ	@1MHz Offset Typ	@5MHz Offset Typ	Unit
622.08 MHz (T0 DPLL + T0/T4 APLL)	-70	-86	-95	-100	-107	-128	dBC/Hz
155.52 MHz (T0 DPLL + T0/T4 APLL)	-82	-98	-107	-112	-119	-140	dBC/Hz
25 MHz (T0 DPLL + T4 APLL)	-105	-117	-116	-122	-131	-135	dBC/Hz
125 MHz (T0 DPLL + T4 APLL)	-92	-100	-103	-107	-116	-135	dBC/Hz
156.25 MHz (T0 DPLL + T4 APLL)	-93	-102	-100	-105	-115	-127	dBC/Hz
38.88 MHz (T0 DPLL + T0/T4 APLL)	-104	-116	-118	-123	-129	-149	dBC/Hz
62.5 MHz (T0 DPLL + T4 APLL)	-100	-110	-110	-114	-123	-132	dBC/Hz
16E1 (T0/T4 APLL)	-103	-117	-118	-125	-130	-139	dBC/Hz
16T1 (T0/T4 APLL)	-114	-121	-120	-126	-130	-140	dBC/Hz
E3 (T0/T4 APLL)	-107	-119	-117	-123	-129	-139	dBC/Hz
T3 (T0/T4 APLL)	-106	-115	-115	-121	-128	-139	dBC/Hz
Note:						·	

1. CMAC E2747 TCXO is used.

Table 48: Input Jitter Tolerance (155.52 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
12 μHz	> 2800
178 μHz	> 2800
1.6 mHz	> 311
15.6 mHz	> 311
0.125 Hz	> 39
19.3 Hz	> 39
500 Hz	> 1.5
6.5 kHz	> 1.5
65 kHz	> 0.15
1.3 MHz	> 0.15

Table 50: Input Jitter Tolerance (2.048 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	150
5 Hz	140
20 Hz	130
300 Hz	40
400 Hz	33
700 Hz	18
2400 Hz	5.5
10 kHz	1.3
50 kHz	0.4
100 kHz	0.4

Table 49: Input Jitter Tolerance (1.544 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	150
5 Hz	140
20 Hz	130
300 Hz	38
400 Hz	25
700 Hz	15
2400 Hz	5
10 kHz	1.2
40 kHz	0.5

Table 51: Input Jitter Tolerance (8 kHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	0.8
5 Hz	0.7
20 Hz	0.6
300 Hz	0.16
400 Hz	0.14
700 Hz	0.07
2400 Hz	0.02
3600 Hz	0.01

Electrical Specifications 119 March 3, 2009

Table 52: T0 DPLL Jitter Transfer & Damping Factor

3 dB Bandwidth	Programmable Damping Factor
0.1 Hz	1.2, 2.5, 5, 10, 20
0.3 Hz	1.2, 2.5, 5, 10, 20
0.6 Hz	1.2, 2.5, 5, 10, 20
1.2 Hz	1.2, 2.5, 5, 10, 20
2.5 Hz	1.2, 2.5, 5, 10, 20
4 Hz	1.2, 2.5, 5, 10, 20
8 Hz	1.2, 2.5, 5, 10, 20
18 Hz	1.2, 2.5, 5, 10, 20
35 Hz	1.2, 2.5, 5, 10, 20
70 Hz	1.2, 2.5, 5, 10, 20
560 Hz	1.2, 2.5, 5, 10, 20

Table 53: T4 DPLL Jitter Transfer & Damping Factor

3 dB Bandwidth	Programmable Damping Factor
18 Hz	1.2, 2.5, 5, 10, 20
35 Hz	1.2, 2.5, 5, 10, 20
70 Hz	1.2, 2.5, 5, 10, 20
560 Hz	1.2, 2.5, 5, 10, 20

# 8.5 OUTPUT WANDER GENERATION




Figure 22. Output Wander Generation

# 8.6 INPUT / OUTPUT CLOCK TIMING

The inputs and outputs are aligned ideally. But due to the circuit delays, there is delay between the inputs and outputs.




Figure 23. Input / Output Clock Timing


**Table 54: Input/Output Clock Timing** 

Symbol	Typical Delay <sup>1</sup> (ns)	Peak to Peak Delay Variation (ns)
t <sub>1</sub>	4	1.6
t <sub>2</sub>	1	1.6
t <sub>3</sub>	1	1.6
t <sub>4</sub>	2	1.6
t <sub>5</sub>	1.4	1.6
t <sub>6</sub>	3	1.6

#### Note:

- 1. Typical delay provided as reference only.
- 2. 'Peak to Peak Delay Variation' is the delay variation that is guaranteed not to be exceeded for IN11 in Master/Slave operation.
- 3. Tested when IN11 is selected.

# 8.7 OUTPUT CLOCK TIMING



**Table 55: Output Clock Timing** 

Symbol	Typical Delay (ns)	Peak to Peak Delay Variation (ns)
t <sub>1</sub>	0	2
t <sub>2</sub>	0	2
t <sub>3</sub>	0	2
t <sub>4</sub>	0	2
t <sub>5</sub>	0	2
t <sub>6</sub>	0	2
t <sub>7</sub>	0	2
t <sub>8</sub>	0	2
t <sub>9</sub>	0	2
t <sub>10</sub>	0	2
t <sub>11</sub>	0	2
t <sub>12</sub>	0	2
t <sub>13</sub>	0	1.5
t <sub>14</sub>	0	1.5 (not recommended to use)
t <sub>15</sub>	0	1.5 (not recommended to use)

Electrical Specifications 124 March 3, 2009



# **Glossary**

**3G** --- Third Generation

ADSL --- Asymmetric Digital Subscriber Line

AMI --- Alternate Mark Inversion

APLL --- Analog Phase Locked Loop

ATM --- Asynchronous Transfer Mode

BITS --- Building Integrated Timing Supply

CMOS --- Complementary Metal-Oxide Semiconductor

DCO --- Digital Controlled Oscillator

**DPLL** --- Digital Phase Locked Loop

**DSL** --- Digital Subscriber Line

**DSLAM** --- Digital Subscriber Line Access MUX

**DWDM** --- Dense Wavelength Division Multiplexing

**EPROM** --- Erasable Programmable Read Only Memory

ETH --- Synchronous Ethernet System

GPS --- Global Positioning System

GSM --- Global System for Mobile Communications

IIR --- Infinite Impulse Response

IP --- Internet Protocol

ISDN --- Integrated Services Digital Network

JTAG --- Joint Test Action Group

LOS --- Loss Of Signal

**LPF** --- Low Pass Filter

LVDS --- Low Voltage Differential Signal

MTIE --- Maximum Time Interval Error

MUX --- Multiplexer

OBSAI --- Open Base Station Architecture Initiative

Oct-n --- Optical Carried rate, n = 1, 3, 12, 48, 192, 768; 51 Mbit/s, 155 Mbit/s, 622 Mbit/s, 2.5 Gbit/s, 10 Gbit/s, 40 Gbit/s.

PBO --- Phase Build-Out

PDH --- Plesiochronous Digital Hierarchy

PECL --- Positive Emitter Coupled Logic

PFD --- Phase & Frequency Detector

PLL --- Phase Locked Loop

RMS --- Root Mean Square

PRS --- Primary Reference Source

**SDH** --- Synchronous Digital Hierarchy

SEC --- SDH / SONET Equipment Clock

SMC --- SONET Minimum Clock

SONET --- Synchronous Optical Network

SSU --- Synchronization Supply Unit

STM --- Synchronous Transfer Mode

TCM-ISDN --- Time Compression Multiplexing Integrated Services Digital Network

**TDEV** --- Time Deviation

**UI** --- Unit Interval

WLL --- Wireless Local Loop

# Index




A
Averaged Phase Error31
В
Bandwidths and Damping Factors
C
Calibration
Coarse Phase Loss24
Crystal Oscillator
Current Frequency Offset31
D
DCO31
Division Factor
DPLL Hard Alarm24
DPLL Hard Limit24
DPLL Operating Mode       31, 32         Free-Run mode       31, 32         Holdover mode       31, 32         Automatic Fast Averaged       32         Automatic Instantaneous       32         Automatic Slow Averaged       32         Manual       32         Locked mode       31, 32         Temp-Holdover mode       31         Lost-Phase mode       31         Pre-Locked mode       31         Pre-Locked2 mode       32
DPLL Soft Alarm24
DPLL Soft Limit
E
External Sync Alarm39
F
Fast Loss
Fine Phase Loss

Frequency Hard Alarm21, 2	26
Frequency Hard Alarm Threshold	21
Н	
Hard Limit	24
Holdover Frequency Offset	32
I .	
IIR	32
Input Clock Frequency	21
Input Clock Selection	22
Automatic selection23, 2	
External Fast selection	
Forced selection23, 2	
Internal Leaky Bucket Accumulator  Bucket Size	
Decay Rate	
Lower Threshold	20
Upper Threshold	20
L	
Limit	34
LPF	31
M	
Master Clock	17
Microprocessor Interface	44
N	
No-activity Alarm20, 2	26
P	
PBO	34
PFD	31
Phase Lock Alarm25, 2	26
Phase Offset	34
Phase-compared24, 3	34
Phase-time	34
Pre-Divider	

# IDT82V3355 SYNCHRONOUS ETHERNET WAN PLL HF Divider 19 Non-Revertive switch 27 Lock 8k Divider 19 Revertive switch 26 R State Machine 28, 30 Reference Clock 21 V S Validity 26 Selected Input Clock Switch 26

# **ORDERING INFORMATION**



#### **DATASHEET DOCUMENT HISTORY**



**CORPORATE HEADQUARTERS** 

6024 Silver Creek Valley Road San Jose, CA 95138 www.idt.com for SALES:

1-800-345-7015 or 408-284-8200 fax: 408-284-2775

for Tech Support: 408-360-1552 email:telecomhelp@idt.com

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.