# 64-Channel Serial to Parallel Converter with P-Channel Open Drain Controllable Output Current

#### **Features**

- ► HVCMOS® technology
- ▶ 5.0V CMOS Logic
- Output voltage up to -85V
- Output current source control
- ► 16MHz equivalent data rate
- Latched data outputs
- ► Forward and reverse shifting options (DIR pin)
- ▶ Diode to VDD allows efficient power recovery
- ▶ Hi-Rel processing available


#### **General Description**

The HV57009 is a low-voltage serial to high-voltage parallel converter with P-channel open drain outputs. This device has been designed for use as a driver for plasma panels.

The device has two parallel 32-bit shift registers, permitting data rates twice the speed of one (they are clocked together). There are also 64 latches and control logic to perform the blanking of the outputs.  $HV_{\text{OUT}}1$  is connected to the first stage of the first shift register through the blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to VSS, and CW shifting when connected to VDD. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register  $(HV_{\text{OUT}}64)$ . Operation of the shift register is not affected by the  $\overline{\text{LE}}$  (latch enable), or the  $\overline{\text{BL}}$  (blanking) inputs. Transfer of data from the shift registers to latches occurs when the  $\overline{\text{LE}}$  input is high. The data in the latches is stored when  $\overline{\text{LE}}$  is low.

The HV570 has 64 channels of output constant current sourcing capability. They are adjustable from 0.1 to 2.0mA through one external resistor or a current source.

### **Functional Block Diagram**



Each SR (shift register) provides 32 outputs. SR1 supplies outputs 1 to 32 and SR2 supplies outputs 33 to 64.

### Ordering Information

Gracing .								
	Package Options							
Device	80-Lead PQFP 20.00x14.00mm body 3.4mm height (max) 0.65mm pitch	Die						
HV57009	HV57009PG-G	HV57009X						





### **Absolute Maximum Ratings**

Parameter	Value
Supply voltage, V <sub>DD</sub> <sup>1</sup>	-0.5V to +7.5V
Output voltage , V <sub>NN</sub> <sup>1</sup>	V <sub>DD</sub> + 0.5V to -95V
Logic input levels <sup>1</sup>	-0.3V to V <sub>DD</sub> +0.3V
Ground current <sup>2</sup>	1.5A
Continuous total power dissipation <sup>3</sup>	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature⁴	260°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

#### Notes:

- All voltages are referenced to V<sub>ss</sub>.

  Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.
- 1.6mm (1/16inch) from case for 10 seconds

#### **Pin Configuration**



80-Lead PQFP (PG)

#### **Product Marking**



L = Lot Number YY = Year Sealed WW = Week Sealed C = Country of Origin A = Assembler ID - = "Green" Packaging

80-Lead PQFP (PG)

### **Recommended Operating Conditions**

Sym	Parameter	Min	Max	Units
$V_{_{\mathrm{DD}}}$	Logic supply voltage	4.5	5.5	V
HV <sub>out</sub>	HV output off voltage	-85	V <sub>DD</sub>	V
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> -1.2V	V <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage	0	1.2	V
£	Clock frequency per register	DC	8.0	NALI-
I <sub>CLK</sub>	Clock frequency per register	DC	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IVIHZ
T,	Operating free-air temperature	-40	+85	°C

#### Notes:

Power-up sequence should be the following:

- 1. Connect ground
- 2. Apply  $V_{\rm DD}$
- 3. Set all inputs to a known state

Power-down sequence should be the reverse of the above.

<sup>-</sup>G indicates package is RoHS compliant ('Green')

## **DC Electrical Characteristics** (All voltages are referenced to $V_{SS}$ , $V_{SS}$ = 0, $T_A$ = 25°C)

Sym	Parameter	Min	Max	Units	Conditions	
l <sub>DD</sub>	V <sub>DD</sub> supply current	-	15	mA	$V_{DD} = V_{DD} \text{ max}, f_{CLK} = 8.0 \text{MHz}$	
I <sub>NN</sub>	High voltage supply c	-	-10	μA	Outputs off, HV <sub>OUT</sub> = -85V (total of all outputs)	
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply current		-	100	μA	All inputs = $V_{DD}$ , except +IN = $V_{SS}$ = GND
V	High lovel output	Data Out	V <sub>DD</sub> -0.5V	-	V	I <sub>O</sub> = -100μA
V <sub>OH</sub>	V <sub>OH</sub> High level output	HV <sub>OUT</sub>	+1.0	$V_{_{\mathrm{DD}}}$	V	I <sub>o</sub> = -2.0mA
V <sub>OL</sub>	Low level output	Data Out	-	+0.5	V	I <sub>O</sub> = 100μA
I <sub>IH</sub>	High-level logic input	current	-	1.0	μA	$V_{IH} = V_{DD}$
I <sub>IL</sub>	Low-level logic input of	current	-	-1.0	μA	V <sub>IL</sub> = 0V
			-	-2.0	mΛ	$V_{REF}$ = 2.0V, $R_{EXT}$ = 1.0KΩ, see Figures 1a and 1b
Cs	High output source cu	urent	-0.1	-	mA	$V_{REF} = 0.1V$ , $R_{EXT} = 1.0K\Omega$ , see Figures 1a and 1b
ΔI <sub>cs</sub>	HV output source cur	rent for I <sub>REF</sub> = 2.0mA	-	10	%	$V_{REF} = 2.0V, R_{EXT} = 1.0K\Omega$


#### Note:

Current going out of the chip is considered negative.


#### AC Electrical Characteristics (Logic signal inputs and data inputs have $t_r$ , $t_r \le 5$ ns [10% and 90% points] for measurements)

Sym	Parameter	Min	Max	Units	Conditions
£	Clask fraguancy	DC	8.0	NALI-	Per register
f <sub>CLK</sub>	Clock frequency	DC	4.5	MHz	When cascading devices
$t_{WL}, t_{WH}$	Clock width high or low	62	-	ns	
t <sub>su</sub>	Data set-up time before clock rises	20	-	ns	
t <sub>H</sub>	Data hold time after clock rises	15	-	ns	
$t_{on}, t_{off}$	Time from latch enable to HV <sub>OUT</sub>	-	500	ns	C <sub>L</sub> = 15pF
t <sub>DHL</sub>	Delay time clock to data high to low	-	150	ns	C <sub>L</sub> = 15pF
t <sub>DLH</sub>	Delay time clock to data low to high	-	150	ns	C <sub>L</sub> = 15pF
t <sub>DLE</sub>	Delay time clock to LE low to high	45	-	ns	
t <sub>WLE</sub>	LE pulse width	25	-	ns	
t <sub>SLE</sub>	LE set-up time before clock rises	0	-	ns	
t <sub>r</sub> , t <sub>f</sub>	Max. allowable clock rise and fall time (10% and 90% points)	-	100	ns	


### **Input and Output Equivalent Circuits**



### **Shift Register Operation**



### **Switching Waveforms**



#### **Function Table**

		In	puts			Outputs				
Function	Data In	CLK	LE	BL	DIR	Shift Reg	HV Outputs	Data Out		
All O/P high	Х	Х	Х	L	Х	*	ON	*		
Data falls through	L		Н	Н	Х	LL	ON	L		
(latches transparent)	Н		Н	Н	Х	НН	OFF	Н		
Data stored in latches	X	Х	L	Н	Х	*	Inversion of stored data	*		
	D <sub>I/O</sub> 1-2A		Н	Н	Н	$Q_{n} \rightarrow Q_{n+1}$	New ON or OFF	D <sub>I/O</sub> 1-2B		
I/O relation	D <sub>I/O</sub> 1-2A		L	Н	Н	$Q_{n} \rightarrow Q_{n+1}$	Previous ON or OFF	D <sub>I/O</sub> 1-2B		
	D <sub>I/O</sub> 1-2B		L	Н	L	$Q_n \rightarrow Q_{n-1}$	Previous ON or OFF	D <sub>I/O</sub> 1-2A		
	D <sub>I/O</sub> 1-2B		Н	Н	L	$Q_{n} \rightarrow Q_{n-1}$	New ON or OFF	D <sub>I/O</sub> 1-2A		

<sup>\* =</sup> dependent on previous stage's state. See Figure 7 for DIN and DOUT pin designation for CW and CCW shift.

 $H = V_{DD} (Logic)/V_{NN} (HV Outputs)$   $L = V_{SS}$ 

### **Typical Current Programing Circuits**




Figure 1a: Negative Control

**Figure 1b: Positive Control** 

\*Required if  $R_{\rm EXT}$  > 10K $\Omega$  or  $R_{\rm EXT}$  is replaced by a constant current source.

Since 
$$I_{OUT} = I_{REF} = |V_{REF}| / R_{EXT}$$

Therefore:

If I 
$$_{OUT}$$
 = 2.0mA and V  $_{REF}$  = -5.0V  $\to$  R  $_{EXT}$  = 2.5K $\Omega$ . If I  $_{OUT}$  = 1.0mA and R  $_{EXT}$  = 1.0K $\Omega$   $\to$  V  $_{REF}$  = -1.0V.

If  $R_{_{EXT}}\!>\!10K\Omega,$  add series network  $R_{_D}$  and  $C_{_D}$  to ground for stability as shown.

This control method behaves linearly as long as the operational amplifier is not saturated. However, it requires a negative power source and needs to provide a current  $I_{REF} = I_{OUT}$  for each HV570 chip being controlled.

If  $HV_{OUT} \ge +1.0V$ , the  $HV_{OUT}$  cascade may no longer operate as a perfect current source, and the output current will diminish. This effect depends on the magnitude of the output current.


Given  $I_{OUT}$  and  $V_{REF}$ , the  $R_{EXT}$  can be calculated by using:

$$R_{EXT} = V_{REF} / I_{REF} = V_{REF} / I_{OUT}$$

The intersection of a set of I\_{OUT} and V\_REF values can be located in the graph shown below. The value picked for R\_EXT must always be in the shaded area for linear operation. This control method has the advantage that V\_REF is positive, and draws only leakage current. If R\_EXT > 10K $\Omega$ , add series network R\_D and C\_D to ground for stability as shown.

#### Note:

Lower reference current  $I_{REP}$  results in higher distortion,  $\Delta I_{CS'}$  on the output.



#### **Pin Function**

Pin #	Function									
1	HV <sub>OUT</sub> 24									
2	HV <sub>OUT</sub> 23									
3	HV <sub>OUT</sub> 22									
4	HV <sub>out</sub> 21									
5	HV <sub>OUT</sub> 20									
6	HV <sub>out</sub> 19									
7	HV <sub>out</sub> 18									
8	HV <sub>out</sub> 17									
9	HV <sub>out</sub> 16									
10	HV <sub>out</sub> 15									
11	HV <sub>out</sub> 14									
12	HV <sub>out</sub> 13									
13	HV <sub>out</sub> 12									
14	HV <sub>out</sub> 11									
15	HV <sub>out</sub> 10									
16	HV <sub>out</sub> 9									
17	HV <sub>out</sub> 8									
18	HV <sub>out</sub> 7									
19	HV <sub>OUT</sub> 6									
20	HV <sub>OUT</sub> 5									

Pin #	Function
21	HV <sub>OUT</sub> 4
22	HV <sub>OUT</sub> 3
23	HV <sub>OUT</sub> 2
24	HV <sub>out</sub> 1
25	D <sub>I/O</sub> 1A
26	D <sub>I/O</sub> 2A
27	NC
28	NC
29	ĪĒ
30	CLK
31	BL
32	VSS
33	DIR
34	VDD
35	-IN
36	D <sub>I/O</sub> 2B
37	D <sub>I/O</sub> 1B
38	NC
39	+IN
40	VBP

Pin #	Function
41	HV <sub>OUT</sub> 64
42	HV <sub>оит</sub> 63
43	HV <sub>OUT</sub> 62
44	HV <sub>OUT</sub> 61
45	HV <sub>OUT</sub> 60
46	HV <sub>OUT</sub> 59
47	HV <sub>OUT</sub> 58
48	HV <sub>OUT</sub> 57
49	HV <sub>OUT</sub> 56
50	HV <sub>OUT</sub> 55
51	HV <sub>OUT</sub> 54
52	HV <sub>OUT</sub> 53
53	HV <sub>OUT</sub> 52
54	HV <sub>OUT</sub> 51
55	HV <sub>OUT</sub> 50
56	HV <sub>OUT</sub> 49
57	HV <sub>OUT</sub> 48
58	HV <sub>out</sub> 47
59	HV <sub>out</sub> 46
60	HV <sub>OUT</sub> 45

Pin #	Function
61	HV <sub>OUT</sub> 44
62	HV <sub>OUT</sub> 43
63	HV <sub>OUT</sub> 42
64	HV <sub>OUT</sub> 41
65	HV <sub>OUT</sub> 40
66	НV <sub>оит</sub> 39
67	HV <sub>оит</sub> 38
68	HV <sub>OUT</sub> 37
69	HV <sub>OUT</sub> 36
70	HV <sub>ουτ</sub> 35
71	HV <sub>OUT</sub> 34
72	HV <sub>out</sub> 33
73	HV <sub>OUT</sub> 32
74	HV <sub>out</sub> 31
75	HV <sub>OUT</sub> 30
76	HV <sub>ουτ</sub> 29
77	HV <sub>OUT</sub> 28
78	HV <sub>OUT</sub> 27
79	HV <sub>OUT</sub> 26
80	HV <sub>OUT</sub> 25


#### Notes:

<sup>1.</sup> Pin designation for DIR = VDD.

<sup>2.</sup> A 0.1µF capacitor is needed between VDD and VBP (pin 40) for better output current stability and to prevent transient cross-coupling between outputs. See Figures 1a and 1b.

## 80-Lead PQFP Package Outline (PG)

### 20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



#### Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	<b>A1</b>	A2	b	D	D1	E	E1	е	L	L1	L2	θ	θ1
Dimen-	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*		0.73			<b>0</b> °	5°
sion	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5°	_
(mm)	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*		1.03			<b>7</b> °	16º

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept. 1995.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFPPG, Version B101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.