

August 1998

# 100344

# Low Power 8-Bit Latch with Cut-Off Drivers

## **General Description**

The 100344 contains eight D-type latches, individual inputs  $(\underline{D_n}),$  outputs  $(Q_n),$  a common enable pin  $(\overline{E}),$  latch enable  $(\overline{LE}),$  and output enable pin  $(\overline{OEN}).$  A Q output follows its D input when both  $\overline{E}$  and  $\overline{LE}$  are LOW. When either  $\overline{E}$  or  $\overline{LE}$  (or both) are HIGH, a latch stores the last valid data present on its D input prior to  $\overline{E}$  or  $\overline{LE}$  going HIGH.


A HIGH on  $\overline{\text{OEN}}$  holds the outputs in a cut-off state. The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The 100344 outputs are designed to drive a doubly terminated 50 $\Omega$  transmission line (25 $\Omega$  load impedance). All inputs have 50 k $\Omega$  pull-down resistors.

#### **Features**


- Cut-off drivers
- Drives 25Ω load
- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V
- Available to MIL-STD-883

# **Logic Symbol**




Pin Name	s Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
Ē	Enable Input
<u>LE</u>	Latch Enable Input
OEN	Output Enable Input
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs

# **Connection Diagrams**




#### 24-Pin Quad Cerpak



© 1998 National Semiconductor Corporation

DS100317





# **Truth Table**

	Inputs	Outputs		
D <sub>n</sub>	Ē	LE	OEN	Q <sub>n</sub>
L	L	L	L	L
Н	L	L	L	Н
X	Н	Х	L	Latched (Note 1)
X	X	Н	L	Latched (Note 1)
X	X	Х	Н	Cutoff

H = HIGH Voltage level
L = LOW Voltage level
Cutoff = lower-than-LOW state

X = Don't Care

Note 1: Retains data present before either  $\overline{\text{LE}}$  or  $\overline{\text{E}}$  go HIGH.

### **Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Above which the useful life may be impaired

Storage Temperature  $(T_{STG})$ -65°C to +150°C

Maximum Junction Temperature (T<sub>J</sub>)

+175°C Ceramic

V<sub>EE</sub> Pin Potential to Ground Pin -7.0V to +0.5V  $V_{\text{EE}}$  to +0.5V Input Voltage (DC)

Output Current (DC Output HIGH) -100 mA

≥2000V

## **Recommended Operating Conditions**

Case Temperature (T<sub>C</sub>)

ESD (Note 3)

Military -55°C to +125°C -5.7V to -4.2V

Supply Voltage  $(V_{EE})$ 

Note 2: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

# **Military Version**

### **DC Electrical Characteristics**

 $V_{EE}$  = -4.2V to -5.7V,  $V_{CC}$  =  $V_{CCA}$  = GND,  $T_{C}$  = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T <sub>C</sub>	Conditions		Notes	
V <sub>OH</sub>	Output HIGH Voltage	-1025	-870	mV	0°C to				
					+125°C				
		-1085	-870	mV	−55°C	$V_{IN} = V_{IH} (Max)$	Loading with	(Notes 4, 5,	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1620	mV	0°C to	or V <sub>IL</sub> (Min)	25Ω to -2.0V	6)	
					+125°C				
		-1830	-1555	mV	−55°C	]			
V <sub>OHC</sub>	Output HIGH Voltage	-1035		mV	0°C to				
					+125°C				
		-1085		mV	−55°C	$V_{IN} = V_{IH} (Min)$	Loading with	(Notes 4, 5	
V <sub>OLC</sub>	Output LOW Voltage		-1610	mV	0°C to	or V <sub>IL</sub> (Max)	25Ω to –2.0V	6)	
					+125°C				
			-1555	mV	−55°C				
V <sub>OLZ</sub>	Cutoff LOW Voltage		-1950		0°C to	V <sub>IN</sub> = V <sub>IH</sub> (Min)	OEN = HIGH	(Notes 4, 5,	
				mV	+125°C	or V <sub>IL</sub> (Max)			
			-1850		−55°C	1		0)	
V <sub>IH</sub>	Input HIGH Voltage	-1165	-870	mV	−55°C to			(Notes 4, 5, 6, 7)	
					+125°C				
$V_{IL}$	Input LOW Voltage -1830		-1475	mV	-55°C to	Guaranteed LOW	(Notes 4, 5,		
					+125°C	for All Inputs		6, 7)	
I <sub>IL</sub>	Input LOW Current	0.50		μA	-55°C to	$V_{EE} = -4.2V$		(Notes 4, 5	
					+125°C	$V_{IN} = V_{IL} (Min)$		6, 7)	
I <sub>IH</sub>	Input HIGH Current		240	μA	0°C to	V <sub>EE</sub> = -5.7V		(NI=+== 4 5	
					+125°C	V <sub>IN</sub> = V <sub>IH</sub> (Max)		(Notes 4, 5, 6)	
			340	μA	−55°C	<u> </u>		, , , , , , , , , , , , , , , , , , ,	
I <sub>EE</sub>	Power Supply Current				–55°C to			(Notes 4, 5,	
		-195	-73	mA	+125°C				
		-205	-73					",	

Note 4: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case

Note 5: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 6: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 7: Guaranteed by applying specified input condition and testing  $V_{OH}/V_{OL}$ .

# **AC Electrical Characteristics**

 $V_{\rm EE}$  = -4.2V to -5.7V,  $V_{\rm CC}$  =  $V_{\rm CCA}$  = GND

Symbol	Parameter	T <sub>c</sub> =	T <sub>C</sub> = -55°C		T <sub>C</sub> = +25°C		T <sub>C</sub> = +125°C		Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay	0.50	2.60	0.70	2.60	0.70	3.10	ns	Figures 1, 2	(Notes 8, 9,
t <sub>PHL</sub>	D <sub>n</sub> to Output									10, 12)
t <sub>PLH</sub>	Propagation Delay	0.80	3.30	1.00	3.30	1.10	3.80	ns	Figures 1, 4	(Notes 8, 9,
t <sub>PHL</sub>	LE, E to Output									10, 12)
t <sub>PZH</sub>	Propagation Delay	1.00	4.60	1.10	4.20	1.20	4.40	ns	Figures 1, 2	(Notes 8, 9,
t <sub>PHZ</sub>	OEN to Output	0.70	3.00	0.70	2.80	0.70	3.20			10, 12)
t <sub>TLH</sub>	Transition Time	0.40	2.50	0.40	2.40	0.40	2.70	ns	Figures 1, 3	
t <sub>THL</sub>	20% to 80%, 80% to									(Note 11)
	20%									
t <sub>s</sub>	Setup Time									(Note 11)
	D <sub>0</sub> -D <sub>7</sub>	1.50		1.50		1.70		ns	Figures 1, 3	(Note 11)
t <sub>h</sub>	Hold Time									(Note 11)
	D <sub>0</sub> -D <sub>7</sub>	0.60		0.60		0.60		ns	Figures 1, 3	(Note 11)
t <sub>pw</sub> (H)	Pulse Width HIGH									(Note 11)
	ĪĒ, Ē	2.40		2.40		2.40		ns	Figures 1, 3	(Note 11)

Note 8: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.


Note 9: Screen tested 100% on each device at +25°C temperature only, Subgroup A9.

Note 10: Sample tested (Method 5005, Table I) on each manufactured lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.

Note 11: Not tested at +25°C, +125°C, and -55°C temperature (design characterization data).

Note 12: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.


# **Test Circuitry**



#### Notes:

V<sub>CC</sub>, V<sub>CCA</sub> = +2V, V<sub>EE</sub> = -2.5V L1 and L2 = equal length  $50\Omega$  impedance lines R<sub>T</sub> =  $50\Omega$  terminator internal to scope Decoupling 0.1 μF from GND to V<sub>CC</sub> and V<sub>EE</sub> All unused outputs are loaded with  $25\Omega$  to GND C<sub>L</sub> = Fixture and stray capacitance  $\leq$  3 pF

FIGURE 1. AC Test Circuit






FIGURE 2. Propagation Delay and Cutoff Times




FIGURE 3. Setup, Hold and Pulse Width Times






FIGURE 4. Propagation Delay  $\overline{\text{LE}},\,\overline{\text{E}}$  to Q





### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group

Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175

Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.