

April 1988 Revised September 2000

74F148

8-Line to 3-Line Priority Encoder

General Description

The F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.

Features


- Encodes eight data lines in priority
- Provides 3-bit binary priority code
- Input enable capability
- Signals when data is present on any input
- Cascadable for priority encoding of n bits


Ordering Code:

74F148SJ M16D		Package Number	Package Description
		M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
		M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
		N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Truth Table

	Inputs								Outputs				
ΕI	Ī ₀	Ī ₁	Ī ₂	Ī ₃	Ī ₄	Ī ₅	Ī ₆	Ī ₇	GS	\overline{A}_0	Ā ₁	\overline{A}_2	ΕO
Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Х	Χ	Χ	Χ	Χ	Χ	Χ	L	L	L	L	L	Н
L	Х	Χ	Χ	Χ	Χ	Χ	L	Н	L	Н	L	L	Н
L	Х	Χ	Χ	Χ	Χ	L	Н	Н	L	L	Н	L	Н
L	Χ	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Χ	Χ	L	Н	Н	Н	Н	L	L	L	Н	Н
L	Х	Χ	L	Н	Н	Н	Н	Н	L	Н	L	Н	Н
L	Х	L	Н	Н	Н	Н	Н	Н	L	L	Н	Н	Н
L	L	Н	Н	Н	Н	Н	Н	Н	L	Η	Н	Н	Η

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

© 2000 Fairchild Semiconductor Corporation

DS009480

www.fairchildsemi.com

Unit Loading/Fan Out


Dia Nama	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
Ī ₀	Priority Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
Ī ₁ –Ī ₇	Priority Inputs (Active LOW)	1.0/2.0	20 μA/–1.2 mA	
ΕĪ	Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
EO	Enable Output (Active LOW)	50/33.3	−1 mA/20 mA	
GS	Group Signal Output (Active LOW)	50/33.3	−1 mA/20 mA	
$\overline{A}_0 - \overline{A}_2$	Address Outputs (Active LOW)	50/33.3	−1 mA/20 mA	

Functional Description

The F148 8-input priority encoder accepts data from eight active LOW inputs $(\overline{l}_0-\overline{l}_7)$ and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (\overline{EI}) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the out-


puts.A Group Signal output (\overline{GS}) and Enable Output (\overline{EO}) are provided along with the three priority data outputs $(\overline{A}_2, \overline{A}_1, \overline{A}_0)$. \overline{GS} is active LOW when any input is LOW: this indicates when any input is active. \overline{EO} is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both \overline{EO} and \overline{GS} are in the inactive HIGH state when the Enable Input is HIGH.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Application



Absolute Maximum Ratings(Note 1)

-65°C to +150°C Condition

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55°C to +150°C

 $\begin{array}{lll} \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7			V	IVIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	N.45		
	Voltage				0.5	V	Min	$I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH				F.0		May	V 2.7V	
	Current				5.0	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current			μΑ	Max	\/ - 7.0\/			
	Breakdown Test		7.0			V _{IN} = 7.0V			
I _{CEX}	Output High		50		Maria				
	Leakage Current				50	μΑ	Max	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test		4.75			V	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage				3.75	^	0.0	V _{IOD} = 150 mV	
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded	
I _{IL}	Input LOW		-0.6	-0.6	mA		$V_{IN} = 0.5V (\overline{I}_0, \overline{EI})$		
-	Current				-1.2	mA	Max	$V_{IN} = 0.5V (I_1 - I_7)$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current				35	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current				35	mA	Max	$V_O = LOW$	

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C $V_{CC} = C_L = 0$	Units		
		Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	3.0	7.0	9.0	3.0	10.0		
t _{PHL}	\overline{I}_n to \overline{A}_n	3.0	8.0	10.5	3.0	12.0	ns	
t _{PLH}	Propagation Delay	2.5	5.0	6.5	2.5	7.5		
t _{PHL}	I _n to EO	2.5	5.5	7.5	2.5	8.5	ns	
t _{PLH}	Propagation Delay	2.5	7.0	9.0	2.5	10.0	ns	
t _{PHL}	I _n to GS	2.5	6.0	8.0	2.5	9.0		
t _{PLH}	Propagation Delay	2.5	6.5	8.5	2.5	9.5	ns	
t _{PHL}	EI to An	2.5	6.0	8.0	2.5	9.0		
t _{PLH}	Propagation Delay	2.5	5.0	7.0	2.5	8.0		
t _{PHL}	EI to GS	2.5	6.0	7.5	2.5	8.5	ns	
t _{PLH}	Propagation Delay	2.5	5.5	7.0	2.5	8.0	20	
t _{PHL}	EI to EO	3.0	8.0	10.5	3.0	12.0	ns	





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com