

DM74AS280 9-Bit Parity Generator/Checker

General Description

These universal, 9-bit parity generators/checkers utilize advanced Schottky high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading.

The DM74AS280 can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the DM74AS280 is implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and no internal connection at pin 3. This permits the DM74AS280 to be substituted for the '180 in existing designs to produce identical function even if DM74AS280s are mixed with existing '180s.

Features


- Generates either odd or even parity for nine data lines
- Inputs are buffered to lower the drive requirements
- Can be used to upgrade existing systems using MSI parity circuits
- Cascadable for N-bits
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Ordering Code:

Order Number	Package Number	Package Description
DM74AS280M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS280N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

Number of Inputs (A thru I) that are HIGH	Outputs	
	Σ Even	Σ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

L = LOW State
H = HIGH State

DM74AS280

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	77.0°C/W
M Package	108.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-2	mA
I _{OL}	LOW Level Output Current			20	mA
T _A	Free-Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended free-air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I = -18 mA			-1.2	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -2 mA, V _{CC} = 4.5V to 5.5V	V _{CC} - 2			V
V _{OL}	LOW Level Output Voltage	V _{CC} = 4.5V, I _{OL} = Max		0.35	0.5	V
I _I	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V			0.1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = 5.5V, V _{IH} = 2.7V			20	μA
I _{IL}	LOW Level Input Current	V _{CC} = 5.5V, V _{IL} = 0.4V			-0.5	mA
I _O	Output Drive Current	V _{CC} = 5.5V, V _O = 2.25V	-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V		25	40	mA

Switching Characteristics

over recommended operating free air temperature range

Symbol	Parameter	Conditions	From	To	Min	Max	Units
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output	V _{CC} = 4.5V to 5.5V, C _L = 50 pF, R _L = 500Ω	Data	ΣEven	3	12	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output				3	11	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		Data	ΣOdd	3	12	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output				3	11.5	ns

Typical Applications

Three DM74AS280s can be used to implement a 25-line parity generator/checker.

As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input (AS86) or 3-

input (S135) exclusive-OR gate for 18 or 27-line parity applications.

Longer word lengths can be implemented by cascading DM74AS280s. As shown in Figure 2, parity can be generated for word lengths up to 81 bits.




FIGURE 1. 25-Line Parity/Generator Checker





FIGURE 2. 81-Line Parity/Generator Checker

Physical Dimensions inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M14A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com