National Semiconductor

# 54LS169/DM54LS169A/DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

## **General Description**

This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

This counter is fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.


The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs ( $\overline{P}$  and  $\overline{T}$ ) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input  $\overline{T}$  is fed forward to enable the carry outputs. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q<sub>A</sub> output when

counting up, and approximately equal to the low portion of the Q<sub>A</sub> output when counting down. This low-level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable  $\overline{P}$  or  $\overline{T}$  inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

This counter features a fully independent clock circuit. Changes at control inputs (enable  $\overline{P}$ , enable  $\overline{T}$ , load, up/down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

### **Features**

- Fully synchronous operation for counting and programming.
- Internal look-ahead for fast counting.
- Carry output for n-bit cascading.
- Fully independent clock circuit
- Alternate Military/Aerospace device (54LS169) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.



©1995 National Semiconductor Corporation TL/F/6401

RRD-B30M105/Printed in U. S. A.

June 1989

# Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions** DM54LS169A DM74LS169A Symbol Parameter Units Min Nom Max Min Nom Мах V<sub>CC</sub> v 4.5 5.5 4.75 5.25 Supply Voltage 5 5 High Level Input Voltage 2 2 v $V_{\text{IH}}$ Low Level Input Voltage 0.7 0.8 v $V_{\text{IL}}$ High Level Output Current -0.4 -0.4 ЮН mΑ Low Level Output Current 4 8 IOL mΑ Clock Frequency (Note 1) 0 25 0 25 MHz fCLK 0 0 Clock Frequency (Note 2) 20 20 MHz tw Clock Pulse Width (Note 3) 25 25 ns Setup Time Data 20 20 t<sub>SU</sub> (Note 3) Enable 20 20 T or P ns Load 25 25 U/D 30 30 t<sub>H</sub> Hold Time (Note 3) 0 0 ns -55 125 0 °С $\mathsf{T}_\mathsf{A}$ Free Air Operating Temperature 70 Note 1: $C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$ . Note 2: $C_L$ = 50 pF, $R_L$ = 2 k\Omega, $T_A$ = 25°C and $V_{CC}$ = 5V. Note 3: $T_{A}=\,25^{\circ}C$ and $V_{CC}=\,5V.$ Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Тур Symbol Parameter Conditions Min Max Units (Note 4) Input Clamp Voltage -1.5 v VI $V_{\text{CC}}=\,\text{Min},\,I_{\text{I}}=\,-\,18\;\text{mA}$ High Level Output $V_{CC} = Min, I_{OH} = Max$ DM54 2.5 3.4 VOH v $V_{IL} = Max, V_{IH} = Min$ Voltage DM74 2.7 3.4 Low Level Output 0.25 0.4 $V_{OL}$ $V_{CC} = Min, I_{OL} = Max$ DM54 Voltage $V_{IL} = Max, V_{IH} = Min$ DM74 0.35 v 0.5 $I_{\text{OL}}=4\text{ mA}, V_{\text{CC}}=\text{Min}$ DM74 0.25 0.4 Input Current @ Max $V_{CC} = Max$ Enable T Ιį. 0.2 mΑ $V_{I} = 7V$ Input Voltage Others 0.1 V<sub>CC</sub> = Max High Level Input Enable T 40 Ι<sub>Η</sub> μΑ $V_{1} = 2.7V$ Current Others 20 $V_{CC} = Max$ $V_I = 0.4V$ $I_{|L|}$ Low Level Input Enable T -0.8 mΑ Current Others -0.4 Short Circuit DM54 -100 los $V_{CC} = Max$ -20 mΑ **Output Current** (Note 5) DM74 -20 -100 20 Supply Current $V_{CC} = Max$ (Note 6) 34 mΑ ICC


Note 4: All typicals are at V\_{CC} = 5V and T\_A = 25°C.


Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 6: I<sub>CC</sub> is measured after a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and all the outputs open.


	Parameter	From (Input) To (Output)	$R_L = 2 k\Omega$				
Symbol			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25		20		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		35		39	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		35		44	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Any Q		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Any Q		23		32	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		18		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		18		28	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Up/Down to Ripple Carry (Note 1)		25		30	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Up/Down to Ripple Carry (Note 1)		29		38	ns

3










7



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications