

STK16C88-3


256 Kbit (32K x 8) AutoStore+ nvSRAM

Features

- Fast 35 ns Read Access and R/W Cycle Time
- Directly replaces Battery-backed SRAM Modules such as Dallas/Maxim DS1230W
- Automatic Nonvolatile STORE on Power Loss
- Nonvolatile STORE under Software Control
- Automatic RECALL to SRAM on power up
- Unlimited Read/Write Endurance
- 1,000,000 STORE Cycles
- 100 year Data Retention
- Single 3.3V+0.3V Power Supply
- Commercial and Industrial Temperatures
- 28-pin (600 mil) PDIP package
- RoHS Compliance

Functional Description

The Cypress STK16C88-3 is a 256Kb fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.



Cypress Semiconductor Corporation Document Number: 001-50594 Rev. *B

198 Champion Court

San Jose, CA 95134-1709 408-943-2600 ٠ Revised March 31, 2010



STK16C88-3

Contents

Features	1
Functional Description	1
Logic Block Diagram	1
Contents	2
Pin Configurations	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore+ Operation	4
Hardware RECALL (Power Up)	4
Software STORE	4
Software RECALL	4
Hardware Protect	5
Noise Considerations	5
Low Average Active Power	5
Best Practices	5

Maximum Ratings	7
DC Electrical Characteristics	7
Data Retention and Endurance	7
Capacitance	8
Thermal Resistance	8
AC Test Conditions	8
AC Switching Characteristics	9
SRAM Read Cycle	
Switching Waveforms	9
AutoStorePlus or Power Up RECALL	
Software Controlled STORE/RECALL Cycle	12
Part Numbering Nomenclature	
Ordering Information	
Package Diagrams	
Sales, Solutions and Legal Information	
Worldwide Sales and Design Support	
Products	



Pin Configurations

Figure 1. Pin Diagram - 28-Pin PDIP




Table 1. Pin Definitions - 28-Pin PDIP

Pin Name	Alt	I/O Type	Description
A ₀ -A ₁₄		Input	Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ ₀ -DQ ₇		Input or Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and \overline{WE} is LOW, data on the I/O pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G		Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
V _{SS}		Ground	Ground for the Device. The device is connected to ground of the system.
V _{CC}		Power Supply	Power Supply Inputs to the Device.



Device Operation

The AutoStore+ STK16C88-3 is a fast 32K x 8 SRAM that does not lose its data on power down. The data is preserved in integral QuantumTrap non-volatile storage elements when power is lost. Automatic STORE on power down and automatic RECALL on power up guarantee data integrity without the use of batteries.

SRAM Read

The STK16C88-3 performs a READ cycle whenever CE and OE are LOW while WE is HIGH. The address specified on pins A₀₋₁₄ determines the 32,768 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of tAA (READ cycle 1). If the READ is initiated by $\overline{\text{CE}}$ or $\overline{\text{OE}}$, the outputs are valid at t_{ACE} or at t_{DOE} , whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the tAA access time without the need for transitions on any control input pins, and remains valid until another address change or until CE or OE is brought HIGH.

SRAM Write

A WRITE cycle is performed whenever \overline{CE} and \overline{WE} are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either CE or WE goes HIGH at the end of the cycle. The data on the common I/O pins end of a WE controlled WRITE or before the end of an CE DQ₀₋₇ are written into the memory if it has valid t_{SD}, before the controlled WRITE. Keep OE HIGH during the entire WRITE

AutoStore+ Operation

The STK16C88-3's automatic STORE on power down is completely transparent to the system. The STORE initiation takes less than 500 ns when power is lost (V_{cc}<V_{switch}) at which point the part depends only on its internal capacitor for STORE completion.

If the power supply drops faster than 20 µs/volt before Vcc reaches Vswitch, then a 2.2 ohm resistor should be inserted between Vcc and the system supply to avoid a momentary excess of current between Vcc and internal capacitor.

In order to prevent unneeded STORE operations, automatic STOREs are ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

Hardware RECALL (Power Up)

During power up or after any low power condition $(V_{CC} < V_{RESET})$, an internal RECALL request is latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle is automatically initiated and takes tHRECALL to complete.

If the STK16C88-3 is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system V_{CC} or between \overline{CE} and system V_{CC} .

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK16C88-3 software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- Read address 0x303F, Valid READ

is left LOW, internal circuitry turns off the output buffers H_{ZWE} STORE cycle commences and the chip is disabled. It is after WE goes LOW. The software sequence is clocked with \overline{CE} controlled READs. in the sequence. It is not necessary that OE is LOW for a valid sequence. After the $\ensuremath{t_{\text{STORE}}}$ cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled READ operations is performed:

- 1. Read address 0x0E38. Valid READ
- Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the $t_{\mbox{RECALL}}$ cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.



Hardware Protect

The STK16C88-3 offers hardware protection against inadvertent STORE operation and SRAM WRITEs during low voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated STORE operations and SRAM WRITEs are inhibited.

Noise Considerations

The STK16C88-3 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1 µF connected between V_{CC} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals helps prevent noise problems.

Low Average Active Power

CMOS technology provides the STK16C88-3 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 and Figure 3 shows the relationship between I_{CC} and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels





Figure 3. Current Versus Cycle Time (WRITE)



nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has

- sites will sometimes reprogram these values. Final NV patterns End product's firmware should not assume a NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration and cold or warm boot status, should always program a unique NV pattern more random bytes) as part of the final system manufacturing
 - Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset desired state as a safeguard against events that might flip the routines).



Table 2. Software STORE/RECALL Mode Selection

CE	WE	$A_{13} - A_0$	Mode	I/O	Notes
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output Data	[1, 2]
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output Data	[1, 2]

<u>_____</u> <u>Output</u>

Notes

The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.
While there are 15 addresses on the STK16C88-3, only the lower 14 are used to control software modes.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Temperature under bias55°C to +125°C
Supply Voltage on V_{CC} Relative to GND0.5V to 4.5V
Voltage on Input Relative to Vss0.6V to V_{CC} + 0.5V

Voltage on DQ ₀₋₇ –0.5V to Vcc	+ 0.5V
Power Dissipation	.1.0W

DC output Current (1 output at a time, 1s duration) 15 mA **Operating Range**

	-	
Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	3.0V to 3.6V
Industrial	-40°C to +85°C	3.0V to 3.6V

DC Electrical Characteristics

Over the	operating	range	$(V_{CC} =$	= 3.0V	to 3.6V)

Parameter	rameter Description Test Conditions			Min	Max	Unit
I _{CC1}	Average V _{CC} Current	t_{RC} = 35 ns Dependent on output loading and cycle rate. Values obtained without output loads. I_{OUT} = 0 mA.	Commercial Industrial		50 52	mA mA
I _{CC2}	Average V _{CC} Current during STORE	All Inputs Do Not Care, V _{CC} = Max Average current for duration t _{STORE}			3	mA
I _{CC3}	Average V _{CC} Current at t _{RC} = 200 ns, 5V, 25°C Typical	$WE \ge (V_{CC} - 0.2V).$ All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.			8	mA
I _{SB1} ^[3]	Average V _{CC} Current	t_{RC} =35ns, $\overline{CE} \ge V_{IH}$	Commercial		18	mA
(Standby, Cycling TTL Input Levels)	desing P.	Industrial		19	mA	
I _{SB2} ^[3]	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)	$\overline{CE} \ge (V_{CC} - 0.2V)$ All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$.			1	mA
I _{IX}	Input Leakage Current	$V_{CC} = Max$, $V_{SS} \leq V_{IN} \leq V_{CC}$		-1	+1	μΑ
I _{OZ}	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or}$	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$		+1	μΑ
V _{IH}	Input HIGH Voltage	ontion		2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage	80		V _{SS} – 0.5	0.8	V
V _{OH}	Output HIGH Voltage	$I_{OUT} = -4 \text{ mA}$		2.4		V
V _{OL}	Output LOW Voltage	I _{OUT} = 8 mA			0.4	V

Data Retention and Endurance

Parameter	Description	Min	Unit
DATA _R	Data Retention	100	Years
NV _C	Nonvolatile STORE Operations	1,000	К

Note 3. $\overrightarrow{CE} \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.



Capacitance

In the following table, the capacitance parameters are listed.^[4]


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 0$ to 3.0 V	7	pF

Thermal Resistance

In the following table, the thermal resistance parameters are listed.^[4]

Parameter	Description	Test Conditions	28-PDIP	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and proce- dures for measuring thermal impedance, per EIA /	TBD	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	JESD51.	TBD	°C/W

Figure 4. AC Test Loads



Note 4. These parameters are guaranteed by design and are not tested.






AC Switching Characteristics

SRAM Read Cycle

Parameter			35 ns			
Cypress Parameter	Alt	Description		Max	Unit	
t _{ACE}	t _{ELQV}	Chip Enable Access Time		35	ns	
t _{RC} ^[5]	t _{AVAV,} t _{ELEH}	Read Cycle Time	35		ns	
t _{AA} ^[6]	t _{AVQV}	Address Access Time		35	ns	
t _{DOE}	t _{GLQV}	Output Enable to Data Valid		15	ns	
t _{OHA} ^[6]	t _{AXQX}	Output Hold After Address Change	5		ns	
t _{LZCE} ^[7]	t _{ELQX}	Chip Enable to Output Active	5		ns	
t _{HZCE} ^[7]	t _{EHQZ}	Chip Disable to Output Inactive		13	ns	
t _{LZOE} ^[7]	t _{GLQX}	Output Enable to Output Active	10		ns	
	t _{GHQZ}	Output Disable to Output Inactive		13	ns	
t _{PU} ^[4]	t _{ELICCH}	Chip Enable to Power Active	0		ns	
t _{PD} ^[3, 4]	t _{EHICCL}	Chip Disable to Power Standby		35	ns	
	Switching Waveforms					

Switching Waveforms



Notes
WE must be HIGH <u>du</u>ring SRAM Read Cycles.
I/O state assumes CE and OE ≤ V_{IL} and WE ≥ V_{IH}; device is continuously selected.
Measured ±200 mV from steady state output voltage.


Document Number: 001-50594 Rev. *B



Table 3. SRAM Write Cycle

Parameter			35	35 ns	
Cypress Parameter	Alt	Description	Min	Max	Unit
t _{WC} t _{AVAV}		Write Cycle Time	35		ns
t _{PWE} t _{WLWH} , t _{WLEH}		Write Pulse Width	25		ns
t _{SCE}	t _{ELWH} , t _{ELEH}	Chip Enable To End of Write	25		ns
t _{SD}	t _{DVWH} , t _{DVEH}	Data Setup to End of Write	12		ns
t _{HD}	t _{WHDX} , t _{EHDX}	Data Hold After End of Write	0		ns
t _{AW}	t _{AVWH} , t _{AVEH}	Address Setup to End of Write	25		ns
t _{SA}	t _{AVWL} , t _{AVEL}	Address Setup to Start of Write	0		ns
t _{HA}	t _{WHAX} , t _{EHAX}	Address Hold After End of Write	0		ns
t _{HZWE} ^[7,8]	t _{WLQZ}	Write Enable to Output Disable		13	ns
t _{LZWE} ^[7]	t _{WHQX}	Output Active After End of Write	.1.5		ns
Switching W	avoforme	•	<i>(())</i>		•

Switching Waveforms



HIGH IMPEDANCE

DATA OUT




AutoStorePlus or Power Up RECALL

Parameter	Alt	Description	STK16C88-3		Unit
Farameter		Description	Min	Max	Onit
t _{HRECALL} ^[10]	t _{RESTORE}	Power up RECALL Duration		550	μS
t _{STORE}	t _{HLHZ}	STORE Cycle Duration		10	ms
t _{stg} ^[4, 6]		Power-down AutoStore Slew Time to Ground	500		ns
V _{RESET}		Low Voltage Reset Level		2.4	V
V _{SWITCH}		Low Voltage Trigger Level	2.7	2.95	V

Switching Waveforms

Figure 9. AutoStorePlus/Power Up RECALL



Note

10. $t_{\mbox{HRECALL}}$ starts from the time $V_{\mbox{CC}}$ rises above $V_{\mbox{SWITCH}}.$




Software Controlled STORE/RECALL Cycle

The software controlled STORE/RECALL cycle follows. ^[11, 12]

Parameter	Alt	Description	35 ns		Unit
Farameter		Description	Min	Мах	onin
t _{RC}	t _{AVAV}	STORE/RECALL Initiation Cycle Time	35		ns
t _{SA} [11]	t _{AVEL}	Address Setup Time	0		ns
t _{CW} ^[11]	t _{ELEH}	Clock Pulse Width	25		ns
t _{HACE} [7, 11]	t _{ELAX}	Address Hold Time	20		ns
t _{RECALL}		RECALL Duration		20	μS

Switching Waveforms



Notes


11. The software sequence is clocked on the falling edge of CE without involving OE (double clo<u>cking</u> will abort the sequence).

12. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.



Part Numbering Nomenclature

STK16C88 - 3W F 35 I



Ordering Information

These parts are not recommended for new designs. They are in production to support ongoing production programs only.


Speed (ns)	Ordering Code	Package Diagram Package Type	Operating Range
35	STK16C88-3WF35I	51-85017 28-pin PDIP	Industrial

35 STR16C88-3WF351 51-85017 28-pin PDIP Industrial All parts are Pb-free. The above table contains Final information. Please contact you clocal Cypress sales representative for availability of these parts



Package Diagram

Figure 11. 28-Pin (600 Mil) PDIP (51-85017)





Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2625096	GVCH/PYRS	12/19/08	New data sheet
*A	2826441	GVCH	12/11/2009	Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support on- going production programs only." Added watermark in PDF stating "Not recommended for new de- signs. In production to support ongoing production programs only." Added Contents on page 2.
*В	2909328	GVCH	04/09/10	Removed inactive part. Updated package diagram.
-		nd Legal Info Design Support		ansonit

Sales, Solutions and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
PSoC	psoc.cypress.com clocks.cypress.com wireless.cypress.com memory.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com
USB	psoc.cypress.com/usb
	image.cypress.com on s psoc.cypress.com/uspt

© Cypress Semiconductor Corporation, 2008-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50594 Rev. *B

Revised March 31, 2010

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders