e2V

# EV2A16A 256K x 16-bit 3.3V Asynchronous Magnetoresistive RAM

# **Datasheet**

#### **Features**

- Single 3.3V Power Supply
- Industrial Temperature Range (-40°C to 110°C) and Military Temperature Range (-55°C to 125°C)
- Symmetrical High-speed Read and Write with Fast Access Time (35 ns)
- Flexible Data Bus Control: 8 bit or 16 bit Access
- Equal Address and Chip-enable Access Times
- · Automatic Data Protection with Low-voltage Inhibit Circuitry to Prevent Writes on Power Loss
- All Inputs and Outputs are Transistor-transistor Logic (TTL) Compatible
- Fully Static Operation
- Full Nonvolatile Operation with 20 Years Minimum Data Retention



#### Introduction

The EV2A16A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The EV2A16A is equipped with chip enable  $(\overline{E})$ , write enable  $(\overline{W})$ , and output enable  $(\overline{G})$  pins, allowing for significant system design flexibility without bus contention. Because the EV2A16A has separate byte-enable controls  $(\overline{LB})$  and  $(\overline{UB})$ , individual bytes can be written and read.

MRAM is a nonvolatile memory technology that protects data in the event of power loss and does not require periodic refreshing. The EV2A16A is the ideal memory solution for applications that must permanently store and retrieve critical data quickly.

The EV2A16A is available in a 400-mil, 44-lead plastic small-outline TSOP type-II package RoHS compliant (MSL3 according to Jedec standard) with an industry-standard center power and ground SRAM pinout.

The EV2A16A is available in Industrial (-40°C to 110°C) and Military (-55°C to +125°C) temperature ranges.

Visit our website: www.e2v.com for the latest version of the datasheet

### 1. Device Pin Assignment

Figure 1-1. Block Diagram




Figure 1-2. EV2A16A in 44-Pin TSOP Type II Package




Table 1-1. Pin Functions

Signal Name	Function
A[17:0]	Address input
Ē	Chip enable
$\overline{W}$	Write enable
G	Output enable
ŪB	Upper byte select
ĪB	Lower byte select
DQL[7:0]	Data I/O, lower byte
DQU[15:8]	Data I/O, upper byte
$V_{DD}$	Power supply
V <sub>SS</sub>	Ground
NC	Do not connect this pin

Table 1-2.Operating Modes

<b>E</b> <sup>(1)</sup>	<b>G</b> <sup>(1)</sup>	<b>W</b> <sup>(1)</sup>	LB <sup>(1)</sup>	UB <sup>(1)</sup>	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>(2)</sup>	DQU[15:8] <sup>(2)</sup>
Н	Х	Χ	Х	Χ	Not selected	$I_{SB1}, I_{SB2}$	Hi-Z	Hi-Z
L	Н	Н	Х	Χ	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Х	Н	Н	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower byte read	I <sub>DDR</sub>	D <sub>Out</sub>	Hi-Z
L	L	Н	Н	L	Upper byte read	I <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word read	I <sub>DDR</sub>	D <sub>Out</sub>	D <sub>Out</sub>
L	Х	L	L	Н	Lower byte write	I <sub>DDW</sub>	D <sub>In</sub>	Hi-Z
L	Х	L	Н	L	Upper byte write	I <sub>DDW</sub>	Hi-Z	D <sub>In</sub>
L	Х	L	L	L	Word write	I <sub>DDW</sub>	D <sub>In</sub>	D <sub>In</sub>

Notes: 1. H = high, L = low, X = don't care

2. Hi-Z = high impedance

## 2. Electrical Specifications

#### 2.1 Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

**Table 2-1.** Absolute Maximum Ratings<sup>(1)</sup>

Parameter	Symbol	Value	Unit
Supply voltage <sup>(2)</sup>	$V_{DD}$	-0.5 to 4.0	V
Voltage on any pin <sup>(2)</sup>	V <sub>In</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Output current per pin	I <sub>Out</sub>	±20	mA
Package power dissipation <sup>(3)</sup>	$P_{D}$	0.600	W
Temperature under bias	T <sub>Bias</sub>	-55 to 125	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	T <sub>Lead</sub>	260	°C
Maximum magnetic field during write	H <sub>max_write</sub>	2000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to V<sub>SS</sub>.
- 3. Power dissipation capability depends on package characteristics and use environment.


**Table 2-2.** Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	V <sub>DD</sub>	3.0 <sup>(1)</sup>	3.3	3.6	V
Write inhibit voltage	V <sub>WI</sub>	2.5	2.7	3.0 <sup>(1)</sup>	V
Input high voltage	V <sub>IH</sub>	2.2	-	$V_{DD} + 0.3^{(2)}$	V
Input low voltage	V <sub>IL</sub>	-0.5 <sup>(3)</sup>	-	0.8	V
Operating temperature	Т	-40 <sup>(4)</sup> -55 <sup>(4)</sup>		+110 <sup>(5)</sup> +125 <sup>(5)</sup>	°C

- Notes: 1. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DDmin}$ . See powerup and powerdown sequencing section below.
  - 2.  $V_{IH}$  (max) =  $V_{DD}$  + 0.3 Vdc;  $V_{IH}$  (max) =  $V_{DD}$  + 2.0 Vac (pulse width  $\leq$ 10 ns) for I  $\leq$ 20.0 mA.
  - 3.  $V_{IL}$  (min) = 0.5 Vdc;  $V_{IL}$  (min) = 2.0 Vac (pulse width  $\le$ 10 ns) for I  $\le$ 20.0 mA.
  - 4. Case temperature
  - 5. Junction temperature

#### 2.2 Power-up and Power-down Sequencing

MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds V<sub>DDmin</sub>, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize. The /E and /W control signals should track  $V_{DD}$  on power up to  $V_{DD}$ -0.2V or V<sub>IH</sub> (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives /E and /W should hold the signals high with a power-on reset signal for longer that the startup time. During power loss or brownout where V<sub>DD</sub> goes below V<sub>WI</sub>, writes are protected and a startup time must be observed when power returns above V<sub>DDmin</sub>.



### 2.3 Direct Current (DC)

Table 2-3. DC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Input leakage current	I <sub>Ikg(I)</sub>	_	_	±1	μΑ
Output leakage current	I <sub>lkg(O)</sub>	_	_	±1	μΑ
Output low voltage (I <sub>OL</sub> = +4 mA) (I <sub>OL</sub> = +100 µA)	V <sub>OL</sub>	-	-	0.4 V <sub>SS</sub> + 0.2	<b>V</b>
Output high voltage $(I_{OH} = -4 \text{ mA})$ $(I_{OH} = -100 \mu\text{A})$	V <sub>OH</sub>	2.4 V <sub>DD</sub> – 0.2	-	I	٧

 Table 2-4.
 Power Supply Characteristics

Parameter	Symbol	Тур	Max	Unit
ac active supply current — read modes <sup>(1)</sup> $(I_{Out} = 0 \text{ mA}, V_{DD} = \text{max})$	I <sub>DDR</sub>	55	80	mA
ac active supply current — write modes <sup>(1)</sup> (V <sub>DD</sub> = max) EV2A16AVYS35	I <sub>DDW</sub>	105	165	mA
ac standby current $(V_{DD} = max, \overline{E} = V_{IH})$ (no other restrictions on other inputs)	I <sub>SB1</sub>	18	28	mA
$ \begin{tabular}{ll} CMOS standby current \\ (\overline{E} \geq V_{DD} - 0.2V \ and \ V_{In} \leq V_{SS} + 0.2V \ or \geq V_{DD} - 0.2V) \\ (V_{DD} = max, \ f = 0 \ MHz) \end{tabular} $	I <sub>SB2</sub>	9	12	mA

Note: 1. All active current measurements are measured with one address transition per cycle.

**Table 2-5.** Capacitance<sup>(1)</sup>


Parameter	Symbol	Тур	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	pF
Control input capacitance	C <sub>In</sub>	-	6	pF
Input/output capacitance	C <sub>I/O</sub>	-	8	pF

Note: 1. f = 1.0 MHz, dV = 3.0V, TA = 25°C, periodically sampled rather than 100% tested.

Table 2-6. AC Measurement Conditions

Parameter	Value
Logic input timing measurement reference level	1.5V
Logic output timing measurement reference level	1.5V
Logic input pulse levels	0 or 3.0V
Input rise/fall time	2 ns
Output load for low and high impedance parameters	See Figure 2-1A
Output load for all other timing parameters	See Figure 2-1B

Figure 2-1. Output Load for AC Test



#### 2.4 Read Mode


**Table 2-7.** Read Cycle Timing<sup>(1)(2)</sup>

Parameter	Symbol	Min	Max	Unit
Read cycle time	t <sub>AVAV</sub>	35	_	ns
Address access time	t <sub>AVQV</sub>	_	35	ns
Enable access time <sup>(3)</sup>	t <sub>ELQV</sub>	_	35	ns
Output enable access time	t <sub>GLQV</sub>	_	15	ns
Byte enable access time	t <sub>BLQV</sub>	_	15	ns
Output hold from address change	t <sub>AXQX</sub>	3	_	ns
Enable low to output active <sup>(4)(5)</sup>	t <sub>ELQX</sub>	3	_	ns
Output enable low to output active <sup>(4)(5)</sup>	t <sub>GLQX</sub>	0	_	ns
Byte enable low to output active <sup>(4)(5)</sup>	t <sub>BLQX</sub>	0	_	ns
Enable high to output Hi-Z <sup>(4)(5)</sup>	t <sub>EHQZ</sub>	0	15	ns
Output enable high to output Hi-Z <sup>(4)(5)</sup>	t <sub>GHQZ</sub>	0	10	ns
Byte high to output Hi-Z <sup>(4)(5)</sup>	t <sub>BHQZ</sub>	0	10	ns

Notes: 1.  $\overline{W}$  is high for read cycle.


- 2. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read and write cycles.
- 3. Addresses valid before or at the same time  $\overline{E}$  goes low.
- 4. This parameter is sampled and not 100% tested.
- 5. Transition is measured ±200 mV from steady-state voltage.

Figure 2-2. Read Cycle 1<sup>(1)</sup>



Note: 1. Device is continuously selected  $(\overline{E} \le V_{IL}, \overline{G} \le V_{IL})$ 

Figure 2-3. Read Cycle 2



#### 2.5 Write Mode

**Table 2-8.** Write Cycle Timing 1 ( $\overline{W}$  Controlled)<sup>(1)(2)(3)(4)(5)</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>(6)</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVWL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVWH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVWH</sub>	20	_	ns
Write pulse width (G high)	t <sub>WLWH</sub> /t <sub>WLEH</sub>	15	_	ns
Write pulse width (G low)	t <sub>WLWH</sub> t <sub>WLEH</sub>	15	-	ns
Data valid to end of write	t <sub>DVWH</sub>	10	_	ns
Data hold time	t <sub>WHDX</sub>	0	_	ns
Write low to data Hi-Z <sup>(7)(8)(9)</sup>	t <sub>WLQZ</sub>	0	12	ns
Write high to output active <sup>(7)(8)(9)</sup>	t <sub>whqx</sub>	3	_	ns
Write recovery time	t <sub>WHAX</sub>	12	_	ns

Notes: 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

- 2. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- 3. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- 4. After  $\overline{W}$ ,  $\overline{E}$ , or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- 5. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 6. All write cycle timings are referenced from the last valid address to the first transition address.
- 7. This parameter is sampled and not 100% tested.
- 8. Transition is measured ±200 mV from steady-state voltage.
- 9. At any given voltage or temperature,  $t_{WLQZ} max < t_{WHQX} min$ .




Figure 2-4. Write Cycle 1 (W Controlled)


**Table 2-9.** Write Cycle Timing 2 ( $\overline{E}$  Controlled)<sup>(1)(2)(3)(4)(5)</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>(6)</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVEL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVEH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVEH</sub>	20	_	ns
Enable to end of write (G high)	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	-	ns
Enable to end of write (\$\overline{G}\$ low)^{(7)(8)}	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	-	ns
Data valid to end of write	t <sub>DVEH</sub>	10	-	ns
Data hold time	t <sub>EHDX</sub>	0	_	ns
Write recovery time	t <sub>EHAX</sub>	12	_	ns

Notes: 1.

- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- 3. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- 4. After W, E, or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- 5. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 6. All write cycle timings are referenced from the last valid address to the first transition address.
- 7. If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- 8. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

Figure 2-5. Write Cycle 2 (E Controlled)




**Table 2-10.** Write Cycle Timing 3 (LB/UB Controlled)<sup>(1)(2)(3)(4)(5)(6)</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>(7)</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVBL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVBH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVBH</sub>	20	_	ns
Byte pulse width (G high)	t <sub>BLEH</sub> t <sub>BLWH</sub>	15	_	ns
Byte pulse width (G low)	t <sub>BLEH</sub> t <sub>BLWH</sub>	15	_	ns
Data valid to end of write	t <sub>DVBH</sub>	10	_	ns
Data hold time	t <sub>BHDX</sub>	0	_	ns
Write recover time	t <sub>BHAX</sub>	12	_	ns

Notes:


- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- 3. If G goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- 4. After  $\overline{W}$ ,  $\overline{E}$ , or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- 5. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between
- 6. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 7. All write cycle timings are referenced from the last valid address to the first transition address.


Figure 2-6. Write Cycle 3 (LB/UB Controlled)




# 3. Mechanical Drawing


The following pages detail the package available to EV2A16A.





44 LEAD TSOP, TYPE II, .400 WIDE





44 LEAD TSOP, TYPE II, .400 WIDE

Notes: 1. Dimensions and tolerancing per asme y14.5m – 1994.

2. Dimensions in millimeters.

3. Dimensions do not include mold protrusion.
Allowable mold protrusion is 0.15 per side.

4. Dimension does not include DAM bar protrusions.

DAM bar protrusion shall not cause the lead width to exceed 0.58.

# 4. Ordering Information

This product is available in Industrial and Military temperature versions.

Figure 4-1. Ordering Information

EV	2	Α	16	Α	Х	N	Υ	U	35
	Density Code	Memory Type	I/O Configuration	Revision	Operating Temperature Range	Package Type	RoHS compliance	Upscreening	Timing Set
e2v Prefix	2 = 4 Mb	A = async	16 = 16 bits	A =180 mm	V = -40 to 110°C M = -55 to 125°C	(N = TSOP II)	Y: RoHS <sup>(2)</sup> compliant	U	(35 = 35 ns)

Notes: 1. For availability of the different versions, contact your local e2v sales office.

2. Lead finishing: pure tin (Sn 99,99%)

# 5. Document Revision History

Table 5-1 provides a revision history for this hardware specification.

Table 5-1. Document Revision History

Rev. No	Date	Substantive Change(s)		
0918B	06/2009	Add Section 2.2 "Power-up and Power-down Sequencing" on page 5.  Correct Ioh spec to 100 μA  Correct AC test conditions.		
0918A	12/2007	Table 1-2: Changed I <sub>DDA</sub> to I <sub>DDR</sub> or I <sub>DDW</sub> Figure 4-1: Added RoHS compliance status in the part number.		
0918AX	11/2007	Initial revision.		

# e2V

#### How to reach us

Home page: www.e2v.com

Sales offices:

**Europe Regional sales office** 

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492

mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

**Americas** 

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

**Asia Pacific** 

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

**Product Contact:** 

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline

mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v semiconductors SAS 2009 0918B-HIREL-06/09