

54F/74F283 4-Bit Binary Full Adder with Fast Carry

General Description

The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words (A_0-A_3 , B_0-B_3) and a Carry input (C_0). It generates the binary Sum outputs (S_0-S_3) and the Carry output (C_4) from the most significant bit. The 'F283 will operate with either active HIGH or active LOW operands (positive or negative logic).

Features


- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F283PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F283DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F283SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F283SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F283FM (Note 2)	W16A	16-Lead Cerpack
	54F283LL (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.


Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols





Connection Diagrams

Pin Assignment
for DIP, SOIC and Flatpak



Pin Assignment
for LCC



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I _H /I _{IL} Output I _{OH} /I _{OL}
A ₀ -A ₃	A Operand Inputs	1.0/2.0	20 μA/-1.2 mA
B ₀ -B ₃	B Operand Inputs	1.0/2.0	20 μA/-1.2 mA
C ₀	Carry Input	1.0/1.0	20 μA/-0.6 mA
S ₀ -S ₃	Sum Outputs	50/33.3	-1 mA/20 mA
C ₄	Carry Output	50/33.3	-1 mA/20 mA

Functional Description

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C₀). The binary sum appears on the Sum (S₀-S₃) and outgoing carry (C₄) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{aligned} & 2^0 (A_0 + B_0 + C_0) + 2^1 (A_1 + B_1) \\ & + 2^2 (A_2 + B_2) + 2^3 (A_3 + B_3) \\ & = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \end{aligned}$$

Where (+) = plus

Interchanging inputs of equal weight does not affect the operation. Thus C₀, A₀, B₀ can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure 1*. Note that if C₀ is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However,





other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. *Figure 2* shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A₃, B₃) LOW makes S₃ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, *Figure 3* shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A₂, B₂, S₂) is used merely as a means of getting a carry (C₁₀) signal into the fourth stage (via A₂ and B₂) and bringing out the carry from the second stage on S₂. Note that as long as A₂ and B₂ are the same, whether HIGH or LOW, they do not influence S₂. Similarly, when A₂ and B₂ are the same the carry into the third stage does not influence the carry out of the third stage. *Figure 4* shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S₀, S₁ and S₂ present a binary number equal to the number of inputs I₁-I₅ that are true. *Figure 5* shows one method of implementing a 5-input majority gate. When three or more of the inputs I₁-I₅ are true, the output M₅ is true.

C ₀	A ₀	A ₁	A ₂	A ₃	B ₀	B ₁	B ₂	B ₃	S ₀	S ₁	S ₂	S ₃	C ₄	
Logic Levels	L	L	H	L	H	L	L	H	H	H	L	L	H	
Active HIGH	0	0	1	0	1	0	0	1	1	1	0	0	1	
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0


FIGURE 1. Active HIGH versus Active LOW Interpretation

Functional Description (Continued)



Logic Diagram

TL/F/9513-9



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	−0.5V to V_{CC}
Standard Output	−0.5V to +5.5V
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output
in LOW State (Max) twice the rated I_{OL} (mA)

ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		−1.2		V	Min	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	54F 10% V_{CC} 74F 10% V_{CC} 74F 5% V_{CC}	2.5 2.5 2.7		V	Min	$I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$
V_{OL}	Output LOW Voltage	54F 10% V_{CC} 74F 10% V_{CC}	0.5 0.5		V	Min	$I_{OL} = 20\text{ mA}$ $I_{OL} = 20\text{ mA}$
I_{IH}	Input HIGH Current 54F 74F		20.0 5.0		μA	Max	$V_{IN} = 2.7\text{ V}$
I_{BVI}	Input HIGH Current Breakdown Test 74F		100 7.0		μA	Max	$V_{IN} = 7.0\text{ V}$
I_{CEX}	Output HIGH Leakage Current 74F		250 50		μA	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test 74F	4.75			V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current 74F		3.75		μA	0.0	$V_{IOD} = 150\text{ mV}$ All Other Pins Grounded
I_{IL}	Input LOW Current		−0.6 −1.2		mA	Max	$V_{IN} = 0.5\text{ V (C}_O\text{)}$ $V_{IN} = 0.5\text{ V (A}_n, B_n\text{)}$
I_{OS}	Output Short-Circuit Current	−60	−150		mA	Max	$V_{OUT} = 0\text{ V}$
I_{CCH}	Power Supply Current	36	55		mA	Max	$V_O = \text{HIGH}$
I_{CCL}	Power Supply Current	36	55		mA	Max	$V_O = \text{LOW}$

Recommended Operating Conditions


Free Air Ambient Temperature	−55°C to +125°C 0°C to +70°C
Supply Voltage	Military +4.5V to +5.5V Commercial +4.5V to +5.5V

AC Electrical Characteristics


Symbol	Parameter	74F			54F		74F		Units	
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = Mil$ $C_L = 50 pF$		$T_A, V_{CC} = Com$ $C_L = 50 pF$			
		Min	Typ	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay C_0 to S_n	3.5	7.0	9.5	3.5	14.0	3.5	11.0	ns	
t_{PHL}	Propagation Delay A_n or B_n to S_n	3.0	7.0	9.5	3.0	14.0	3.0	11.0	ns	
t_{PLH}	Propagation Delay C_0 to C_4	3.0	5.7	7.5	3.0	10.5	3.0	8.5	ns	
t_{PHL}	Propagation Delay A_n or B_n to C_4	3.0	5.4	7.0	2.5	10.0	3.0	8.0	ns	
t_{PLH}	Propagation Delay A_n or B_n to C_4	2.5	5.3	7.0	2.5	10.0	2.5	8.0	ns	

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



E20A (REV D)





20-Lead Ceramic Leadless Chip Carrier (L)
NS Package Number E20A




J16A (REV L)

16-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J16A

Physical Dimensions inches (millimeters) (Continued)




Physical Dimensions inches (millimeters) (Continued)



16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
NS Package Number N16E

54F/74F283 4-Bit Binary Full Adder with Fast Carry

Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flatpak (F)
NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2406
--	---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.