March 1998

DM74LS283 4-Bit Binary Adders with Fast Carry

FAIRCHILD

DM74LS283 4-Bit Binary Adders with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum $(\boldsymbol{\Sigma})$ outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

Full-carry look-ahead across the four bits

Connection Diagram

- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times Two 8-bit words 25 ns
 - Two 16-bit words 45 ns

Office/Distributor for specifications.

 Typical power dissipation per 4-bit adder 95 mW Alternate Military/Aerospace device (54LS283) is available. Contact a Fairchild Semiconductor Sales

B3 C4 A3 Σ3 Σ4 Vcc Δ4 16 15 14 13 12 11 10 q 1 2 3 4 5 6 7 8 Σ2 **B2** A2 Σ1 A1 В1 C0 GND DS006421-

Order Number 54LS283DMQB, 54LS283FMQB, 54LS283LMQB, DM54LS283J, DM54LS283W, DM74LS283M or DM74LS283N See Package Number E20A, J16A, M16A, N16E or W16A

© 1998 Fairchild Semiconductor Corporation DS006421 www.fairchildsemi.com

Dual-In-Line Package

Absolute	Maximum	Ratings (Note 1)
----------	---------	------------------

Supply Voltage
Input Voltage
Operating Free Air Temperature Range

DM54LS and 54LS DM74LS Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	DM54LS283			1	Units		
		Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{он}	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

7V

7V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 2)		
VI	Input Clamp Voltage	V_{CC} = Min, I _I = -18 mA				-1.5	V
V _{он}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I_{OL} = 4 mA, V_{CC} = Min	DM74		0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max	A, B			0.2	mA
	Input Voltage	V ₁ = 7V	C0			0.1	
I _{IH}	High Level Input	V _{CC} = Max	A, B			40	μA
	Current	V ₁ = 2.7V	C0			20	
I _{IL}	Low Level Input	V _{CC} = Max	A, B			-0.8	mA
	Current	$V_{I} = 0.4V$	C0			-0.4	
l _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current		DM74	-20		-100	
I _{CC1}	Supply Current	V _{CC} = Max (Note 4)	•		19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 5)			22	39	mA

Note 2: All typicals are at V_CC = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 5: I_{CC2} is measured with all outputs open and all inputs grounded.


		From (Input)			2 k Ω		
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time	C0 to		24		28	ns
	Low to High Level Output	Σ1, Σ2					
t _{PHL}	Propagation Delay Time	C0 to		24		30	ns
	High to Low Level Output	Σ1, Σ2					
t _{PLH}	Propagation Delay Time	C0 to		24		28	ns
	Low to High Level Output	Σ3					
t _{PHL}	Propagation Delay Time	C0 to		24		30	ns
	High to Low Level Output	Σ3					
t _{PLH}	Propagation Delay Time	C0 to		24		28	ns
	Low to High Level Output	Σ4					
t _{PHL}	Propagation Delay Time	C0 to		24		30	ns
	High to Low Level Output	Σ4					
t _{PLH}	Propagation Delay Time	A _i or B _i		24		28	ns
	Low to High Level Output	to Σ_i					
t _{PHL}	Propagation Delay Time	A _i or B _i		24		30	ns
	High to Low Level Output	to Σ_i					
t _{PLH}	Propagation Delay Time	C0 to		17		24	ns
	Low to High Level Output	C4					
t _{PHL}	Propagation Delay Time	C0 to		17		25	ns
	High to Low Level Output	C4					
t _{PLH}	Propagation Delay Time	A _i or B _i		17		24	ns
	Low to High Level Output	to C4					
t _{PHL}	Propagation Delay Time	A _i or B _i		17		26	ns
	High to Low Level Output	to C4					

Function Table


				Outputs							
Input				When C0 = L			When C0 = H				
				When C2 = L			When C2 = H				
A1 B1 A2 B2			Σ1 Σ2 C2			Σ1 Σ2 C2					
A 3	В3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4		
L	L	L	L	L	Ĺ	L	н	L	L		
н	L	L	L	н	L	L	L	н	L		
L	н	L	L	н	L	L	L	н	L		
н	н	L	L	L	н	L	н	н	L		
L	L	н	L	L	н	L	н	н	L		
н	L	н	L	н	н	L	L	L	н		
L	н	н	L L	н	н	L	L	L	н		
н	Н	н	L	L	L	н	н	L	н		
L	L	L	н	L	н	L	н	н	L		
н	L	L	н	н	н	L	L	L	н		
L	н	L	н	н	н	L	L	L	н		
н	Н	L L	н	L	L L	н	н	L	н		
L	L	н	н	L	L	н	н	L	н		
н	L	н	н	н	L L	н	L	н	н		
L	н	н	н	н	L L	н	L	н	н		
н	н	н	н	L	н	н	н	н	н		


H = High Level, L = Low Level


Note 6: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ 1 and Σ 2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ 3, Σ 4, and C4.



5







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.